

# F20 SIDE PLANE

PCB REV: D

PCBA REV: D3A

FAB: 5

SCH Rev: V01

LAST UPDATE: 2015/12/22

Quanta	Department	Designer	<Designer>	Project	Doc Number	<Doc>	Rev
CCBU	Reviewer	<Reviewer>		F20 Side Plane fab4	Page Title	Cover Page	V17
	Size B	Date:	Tuesday, January 16, 2018	Sheet 1	of	53	

# INDEX


---

1 Cover Page  
2 Page Index  
3 Board Block Diagram  
4 SMBus Block Diagram  
5 Reset Block Diagram  
6 Clock Block Diagram  
7 Power Block Diagram  
8 Power Sequence SYSTEM  
9 UART Topology  
10 Adapter Board CONN Pin mapping  
11 Adapter Board CONN  
12 Slot1 x16 conn - Primary  
13 Slot1 Bilateral switch  
14 Slot2 x16 conn - Primary  
15 Slot2 Bilateral switch  
16 Slot3 x16 conn - Primary  
17 Slot3 Bilateral switch  
18 Slot4 x16 conn - Primary  
19 Slot4 Bilateral switch  
20 Slot1 Power Switch  
21 Slot2 Power Switch  
22 Slot3 Power Switch  
23 Slot4 Power Switch  
24 BMC / Bridge IC RESET  
25 PWR/RST BTN BUFFER

26 OCP MEZZ Card NIC SMB/MDC MUX  
27 BMC 1 OF 4  
28 BMC 2 OF 4  
29 BMC 3 OF 4  
30 BMC 4 OF 4  
31 BMC PULL UP  
32 FAST\_THROTTLE\_N  
33 BMC HW STRAPPING  
34 BMC DDRIII SDRAM  
35 BMC SPI FLASH  
36 BMC VOLTAGE SENSOR  
37 TEMP SENSOR & FRU  
38 USB MUX  
39 USB HUB  
40 PWR/SYSTEM\_ID LED  
41 PWR RST BUTTON  
42 SELECT SWITCH  
43 DEBUG  
44 UART  
45 FAN CONN  
46 Power Side Band  
47 HOT SWAP CONTROLLER  
48 POWER CONN  
49 VR P5V\_STBY & P3V3\_STBY  
50 VR P1V538\_STBY & P1V26\_STBY  
51 P3V3 Power Switch  
52 Mechanical  
52 Dummy Symbol


# Yosemite Block Diagram V0.07

## OCP V2 40GE Mezz or 10GBASE-KR Mezz with QSFP+ Conn




## Board Block Diagram

# Yosemite SMB Diagram V0.05




SMBus Block Diagram

# Reset Block Diagram v02



## Reset Block Diagram




## Clock Block Diagram


**Quanta**

Department CCBU	Designer <Designer>	Project F20 Side Plane fab4	Doc Number <Doc>	Rev V17
Reviewer <Reviewer>		Page Title Clock Block Diagram		
Size B	Date: Tuesday, January 16, 2018			
			Sheet 6 of 53	

# Power Block Diagram v0.4



# Power Sequence SYSTEM v0.4




## Power Sequence SYSTEM

**Quanta**  
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	F20 Side Plane fab4	Page Title Power Sequence SYSTEM	V17
Size B	Date: Tuesday, January 16, 2018			



# UART Topology v0.2




	10	9	8	7	6	5	4	3	2	1
P	No Pin		No Pin		No Pin		No Pin		No Pin	
O	PE SLOT1_0_RX1_N	GND	KR SLOT2_TX0_N	GND	PE SLOT2_0_TX0_N	GND	PE SLOT4_0_TX1_P	GND	PE SLOT3_0_TX0_P	GND
N	PE SLOT1_0_RX1_P	PE SLOT1_0_TX0_N	KR SLOT2_TX0_P	PE SLOT2_0_TX1_N	PE SLOT2_0_TX0_P	PE SLOT4_0_TX0_P	PE SLOT4_0_TX1_N	KR SLOT4_TX0_N	PE SLOT3_0_TX0_N	PE SLOT3_0_RX1_P
M	GND	PE SLOT1_0_TX0_P	GND	PE SLOT2_0_TX1_P	GND	PE SLOT4_0_TX0_N	GND	KR SLOT4_TX0_N	GND	PE SLOT3_0_RX1_N
L	PE SLOT1_0_RX1_N	GND	KR SLOT2_RX0_N	GND	PE SLOT2_0_RX0_N	GND	PE SLOT4_0_RX1_P	GND	PE SLOT3_0_RX0_P	GND
K	PE SLOT1_0_RX1_P	PE SLOT1_0_RX0_N	KR SLOT2_RX0_P	PE SLOT2_0_RX1_N	PE SLOT2_0_RX0_P	PE SLOT4_0_RX0_N	PE SLOT4_0_RX1_N	KR SLOT4_RX0_P	PE SLOT3_0_RX0_N	PE SLOT3_0_RX1_P
J	GND	PE SLOT1_0_RX0_P	GND	PE SLOT2_0_RX1_P	GND	PE SLOT4_0_RX0_P	GND	KR SLOT4_RX0_N	GND	PE SLOT3_0_RX1_N
I	KR SLOT1_RX0_P	GND	MEZZ_PRSNTI_D_A_SEL_N	GND	SMB_MEZZ_NIC_DAT_MDIO	GND	CLK_PE_SLOT2_0_REFCLK_P	GND	CLK_PE_SLOT3_0_REFCLK_P	GND
H	KR SLOT1_RX0_N	P3V3_STBY	MEZZ_PRSNTI_D_B_SEL_N	MEZZ_PRSNTA2_N	SMB_MEZZ_NIC_CLK_MDC	CLK_PE_SLOT1_0_REFCLK_P	CLK_PE_SLOT2_0_REFCLK_N	CLK_PE_SLOT4_0_REFCLK_P	CLK_PE_SLOT3_0_REFCLK_N	KR SLOT3_RX0_P
G	GND	P3V3_STBY	GND	MEZZ_PRSNTB2_N	GND	CLK_PE_SLOT1_0_REFCLK_N	GND	CLK_PE_SLOT4_0_REFCLK_N	GND	KR SLOT3_RX0_N
F	KR SLOT1_TX0_P	GND	P3V3_STBY	GND	LAN_3V3STB_ALERT_N	GND	P12V_STBY	GND	BMC_NCSI_RMII_TX_EN	GND
E	KR SLOT1_TX0_N	P3V3	P3V3	P5V_STBY	PCIE_WAKE_N	RST_N2_N	P12V_STBY	P12V_STBY	REFCLK_50MHz_RMII_MEZZ	KR SLOT3_TX0_P
D	GND	P3V3	GND	P5V_STBY	GND	RST_N1_N	GND	P12V_STBY	GND	KR SLOT3_TX0_N
C	P3V3	GND	P3V3	GND	SMB_MEZZ_SMDATA	GND	P12V_STBY	GND	BMC_NCSI_RMII_CSR_DV_R	GND
B	P3V3	P3V3	P3V3	P5V_STBY	SMB_MEZZ_SMCLK	RST_N4_N	P12V_STBY	BMC_NCSI_RMII_TXD_1	BMC_NCSI_RMII_RX_ER	BMC_NCSI_RMII_RXD_1_R
A	P3V3	P3V3	P3V3	P5V_STBY	GND	RST_N3_N	P12V_STBY	BMC_NCSI_RMII_TXD_0	GND	BMC_NCSI_RMII_RXD_0_R


Adapter Board CONN Pin mapping

# Vertical Air Max conn: FCI# 10127982-102LF






## Adapter Board Conn








## Slot1 Bilateral switch
















## Slot4 x16 conn - Extension


Quanta CCBU	Department	Designer <Designer>	Project	Doc Number <Doc>	Rev V17
	Reviewer <Reviewer>		F20 Side Plane fab4	Page Title Slot4 x16 conn - Extension	




## Slot1 Power Switch




## Slot 2 Power Switch






## Slot 4 Power Switch




BMC RESET




## PWR/RST BTN BUFFER

**Quanta**  
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	F20 Side Plane fab4	Page Title PWR/RST BTN BUFFER	V17
Size B	Date: Tuesday, January 16, 2018			
Sheet 25	of 53			





**LAN\_SMB\_SELECT\_N**  
Low: select SMB\_MEZZ\_NIC\_CLK/DAT (default)  
High: select RMII\_PHY\_MDC/MDIO



*CAD Note:*  
**TRACE WIDTH >=15MIL**

*BOM Note:  
Change AJ024000T00 to AJ012500T00*






BMC 2 OF 4

# Quanta

Department	Designer	Project	Doc Number	Rev
CCBU	<Designer>	F20 Side Plane fab4	<Doc>	V
Reviewer	<Reviewer>	Size B	Date: Tuesday, January 16, 2018	Page Title BMC 2 OF 4
				Sheet 28 of 53

**DESIGN NOTE: 2.93V, 140ms delay, open drain**




**BMC 3 OF 4**



**Quanta**

Department	Designer <Designer>	Project	Doc Number <Doc>
CCBU	<Reviewer>	F20 Side Plane fab4	Rev V17
		Page Title BMC 3 of 4	
		Size B Date: Tuesday, January 16, 2018	


Sheet 29 of 53



## PU OF BMC SMBUS




## PU OF MISC



## HEART BEATING LED





## BMC PULL UP



**Quanta**  
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>
Reviewer	<Reviewer>	F20 Side Plane fab4	Page Title FAST_THROTTLE_N
Size B	Date: Tuesday, January 16, 2018	Rev V17	Sheet 32 of 53









## **BMC DDRIII SDRAM**


# Quanta

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev V17
Reviewer	<Reviewer>	F20 Side Plane fab4	Page Title BMC DDRIII SDRAM	
		Size B   Date: Tuesday, January 16, 2018	Sheet 34 of 53	



# ROUTE ALL ADC NETS AT 6 MILLS WIDE





**Table 9. TMP421 Slave Address Options**

TWO-WIRE SLAVE ADDRESS	A1	A0
0011 100	Float	0
0011 101	Float	1
0011 110	0	Float
0011 111	1	Float
0101 010	Float	Float
1001 100	0	0
1001 101	0	1
1001 110	1	0
1001 111	1	1

**Table 2. Device Select Code**


	Device Type Identifier <sup>1</sup>				Chip Enable Address <sup>2</sup>			RW
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select Code	1	0	1	0	E2	E1	E0	RW

Note: 1. The most significant bit, b7, is sent first


2. E0, E1 and E2 are compared against the respective external pins on the memory device.

### **E-mail address**


MAX4899AE					
QP	EN	C1	C0	FUNCTION	COMMENT
0	0	0	0	COMA+ → USB0+	NORMAL OPERATION
0	0	0	1	COMA+ → USB1+	NORMAL OPERATION
0	0	1	0	COMA+ → USB2+	NORMAL OPERATION
0	0	1	1	COMA+ → USB3+	NORMAL OPERATION
0	1	X	X	HIGH-Z	ALL OFF
1	1	X	X	HIGH-Z	ALL OFF




#### DESIGN NOTE:



## USB MUX




## USB HUB




POWER	System Identify	Status	
off	off	X	LED consistently off
off	on	Good	LED blue for 0.1sec, off for 0.9sec, and loop
on	off	Good	LED consistently blue
on	on	Good	LED blue for 0.9sec, off for 0.1sec, and loop
off	on	Bad	LED yellow for 0.1sec, off for 0.9sec, and loop
on	off	Bad	LED consistently yellow
on	on	Bad	LED yellow for 0.9sec, off for 0.1sec, and loop

## PWR/SYSTEM\_ID LED

## ***Power Button (Red)***



# **Reset Button (Black)**



## PWR/RST BUTTON


Quanta

Department Designer  
CCBU Reviewer

<Designer>

Project  
F20 Side Plane fab4  
Size B Date: Tuesday, January 1

Doc Number <Doc> Rev  
Page Title PWR/RST/SELECT BUTTON V17  
6.2018 Sheet 41 of 53




<i>HAND_SW_ID8</i>	<i>HAND_SW_ID4</i>	<i>HAND_SW_ID2</i>	<i>HAND_SW_ID1</i>	<i>Position</i>	
L	L	L	L	1	1S SERVER SLOT1 SELECT (DEFAULT)
L	L	L	H	2	1S SERVER SLOT2 SELECT
L	L	H	L	3	1S SERVER SLOT3 SELECT
L	L	H	H	4	1S SERVER SLOT4 SELECT
L	H	L	L	5	BMC DEBUG PORT SELECT
L	H	L	H	6	1S SERVER SLOT1 SELECT
L	H	H	L	7	1S SERVER SLOT2 SELECT
L	H	H	H	8	1S SERVER SLOT3 SELECT
H	L	L	L	9	1S SERVER SLOT4 SELECT
H	L	L	H	10	BMC DEBUG PORT SELECT



## SELECT SWITCH

**Quanta**  
CCBU

Department CCBU	Designer <Designer>	Project F20 Side Plane fab4	Doc Number <Doc>	Rev V17
Reviewer <Reviewer>		Page Title SELECT SWITCH		
Size B		Date: Tuesday, January 16, 2018	Sheet 42 of 53	




**DEBUG**



<i>SEL_2</i>	<i>SEL_1</i>	<i>SEL_0</i>	<i>RX_SEL_N</i>	
0	0	0	0	SLOT2
0	0	1	0	SLOT1
0	1	0	0	SLOT4
0	1	1	0	SLOT3
0	X	X	1	SLOT RX Disable
1	0	0	1	BMC Debug

UART select table



## FAN\_CONN

**Quanta**

**CCBU**

Department  
Reviewer

<Designer>  
<Reviewer>

Project  
Size

F20 Side Plane fab4  
Cutout


Doc Number  
Page Title

<Doc>  
FAN\_CONN

Rev  
V17

Date: Tuesday, January 16, 2018


Sheet 45 of 53




## Power Side Band

**Quanta**  
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
CCBU	<Reviewer>	F20 Side Plane fab4	Page Title Power Side Band	V17
			Date: Tuesday, January 16, 2018	
			Size B	Sheet 46 of 53





**POWER CONN**

## Design specification

P5V\_STBY

Output Voltage = 5V±5%

Output Ripple & Noise < 30mV

Transient To  
TDC - 2.0A

I<sub>DC</sub> = 2.9A

Max current = 2.9A  
Over-Current Protec

Over Current Protection  
Slew Rate = 2.5A/ $\mu$ s

Work Frequency = 300kHz

Efficiency > 90% @TDC

## Design specification

P3V3\_STBY

Output Voltage = 3V3±5%

Output Ripple & Noise < 30mV

Transient  
TDC 8.2


Max current = 8.2

Max current = 8.2A  
Over-Current Protection

Slew Rate = 2.5A/us

Work Frequency = 355kHz

Efficiency > 90% @TDC



## Design Specification

P1V538\_STBY

Output Voltage =  $1V538 \pm 5\%$

Output Ripple & Noise < 30mV

Transient Tolerance = 155mV

TDC = 1.22A


Max current = 1.22A

Over-Current Protection(Max Rating  $\times 1.5$ ) = 1.83A

Slew Rate = 2.5A/us

Work Frequency = 340kHz

Efficiency > 90% @TDC



## Design Specification

P1V26\_STBY

Output Voltage =  $1V26 \pm 5\%$

Output Ripple & Noise < 30mV

Transient Tolerance = 126mV

TDC = 0.77A


Max current = 0.77A

Over-Current Protection(Max Rating  $\times 1.5$ ) = 1.16A


Slew Rate = 2.5A/us

Work Frequency = 340kHz

Efficiency > 90% @TDC



VR P1V538\_STBY & P1V26\_STBY




## P3V3 Power Switch


**Quanta**  
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
CCBU	<Reviewer>	F20 Side Plane fab4	Page Title P3V3 Power Switch	V17
			Size B   Date: Tuesday, January 16, 2018	
			Sheet 51 of 53	


# SMT THUMB SCREW \* 3pcs




# SMT NUT \* 4pcs



# Key Holes \* 14pcs



# SET2DIL



# Mechanical