

Lightning

Re-timer Card

PCB P/N: 15702

Version: 1

Project Code: BPD00Q010001

Layer: 8Layers

		Board Number: 15702-1A		Version 01	
		Project name: Lightning_PMC			
		Model Name: Retimer Card			
		Layer Count: 8 Layer			
		Date: 2016/5/12			
		Material: TU863+VLP / NPG171+VLP			
Green factor/Surface treatment/Tg:		Halogen-Free/ OSP/Tg>170			
		Customer: XXXXX			
		EE engineer: Dennis Jang			
		SI Engineer: Scott Lee			

Single Ended Type(mil)		Differential Type(mil)	
Imp Variation 50		Imp Variation 85	
Inner/Outer±/-5ohm		Inner/Outer±/-10%	
Bus MISC.		Bus PCIe / CLK / USB	
Type SE		Type DP	
Layers 1,3,8,8		Layers 1,3,8,8	
Wiwynn		Wiwynn	
Width Imp Width Imp		Width Space Imp Width Space Imp	
S1 4.75(L2) 50.46		S1 5.38(L2) 6.2 85.36	
P2 reference layer		P2 reference layer	
S3 4.75(L2/L4) 49.57		S3 5.25(L2/L4) 7.5 85.23	
P4 reference layer		P4 reference layer	
P5 reference layer		P5 reference layer	
S6 4.75(L5/L7) 49.57		S6 5.25(L5/L7) 7.5 85.23	
P7 reference layer		P7 reference layer	
S8 4.75(L7) 50.46		S8 5.38(L7) 6.2 85.36	

wiwynn		Wiwynn 8F, 90, Sec.1, Xintai 5th Rd., Xizhi Dist., New Taipei City 22102, Taiwan (R.O.C.) HW R&D Dept. II	
Title: COVER_PAGE			
Size: A3	Document Number: Lightning_Re-timer_Card	Rev: 1	
Date: Thursday, October 27, 2016	Sheet: 1	of 24	

LIGHTNING RE-TIMER CARD

Approvals

REV	DATE	Reviewer	DESCRIPTION
V01	2016/10/19	Eric YH Yang	First review

Contents

NET NAME

<Routing Class>_{Trace Width}_<Domain>_<Sub-domain>_<{#}>Signal Name{DP/DN}>
Note that <Field> is ,andatory field, wheraeas {Field} is optional field

Field : Description on Field :

Routing Class : Define the impedance, single end
or differential, and the length tolerance to the net

ZDEF: Default impedance refer to the board stackup of single end signals
Z50: 50 ohm impedance of single end signals
D85: 85 ohm impedance of differentail end signals
BREAK: Traces should be as short as possible

Trace Width :Specify the trace width if necessary

W10: 10 mils trace width

Domain: Nets belong to specific ASIC or component

LEOPARD : LEOPARD's domain
Retimer : Retimer's domain
Mini SAS : Mini SAS HD connector's domain
CONN : Connect to connector


Sub-domain:BMC and SOC's specific interface

I2C : I2C bus
100M : 100M clock signal
PCIE : PCIE bus
TX: Transmitter signal
RX: Receiver signal


{#} Signal Name{DP/DN} : '#' only for low-active signals
'DP/DN' only for differentail pairs

PWRBTN#: low-active of power button

DN: Negative half of a differentail

		Wiwynn 8F,90,Sec. 1,Hsin Tai Wu Rd, New Taipei City 22102, Taiwan (R.O.C.) H/W R&D Dept. II	
Title COVER PAGE			
Size A3	Document Number Lightning Re-timer_Card		Rev 1
Date:	Thursday, October 27, 2016		Sheet 2 of 24

Re-timer Card



[illegible]

```


SCD1U10V2KX-5GP
D1U = 0.1uF (2D2U means 2.2uF)
10Voltage (6D3V means 6.3V)
2 = size 0402, K tolerance
K=tolerance
[Wiwyynn C code as below:]
G=2%
J=5%
K=10%
M=20%
X=temp characteristics
[Wiwyynn C Series/Temp]
N=NPO
X=X7R/X5R
Y=Y5V
-5=-different symbol/customer
GP= Green Part (RoHS)


```


The T0832P has no power sequencing requirements between any of its power rails (VDD, VDDA, VDD18, VDD3).


VDDA and VDD18 require ramp times greater than 100µs.

VDD3 can operate at 1.8V to 3.3V, and I/O pins referenced to it, as described below, must not exceed the VDD3 level.














IDT 89HT0832PZCHLG8 Power Consumption		
Power Rail	Current	Power (W)
VDD – 1.0V	2.7 A	2.835 W
VDDA – 1.0V	2.7 A	2.835 W
VDD18 – 1.8V	1.5 A	2.97 W
VDD3 – 3.3V	10 mA	0.036 W
Total		8.676 W











Configure	4 X 4	2 X 8	1 X 16
CN4	2-3	1-2	2-3
CN5	2-3	2-3	2-3
CN6	2-3	2-3	1-2

EVT2 mapping	Retimer		
	4x4 ret	2x8 ret	1x16 ret
ZDEF_LEOPARD_SETPCIE_PRSTN3_N (b31)	0	1	0
ZDEF_LEOPARD_SETPCIE_PRSTN4_N (b48)	0	0	0
ZDEF_LEOPARD_SETPCIE_PRSTN6_N (b81)	0	0	1
Merge[0]	0	1	x
Merge[1]	0	1	x
Merge[2]	0	0	1






ZDEF_RITIMER_DEVICEMODE_DME0 >> ZDEF_RITIMER_DEVICEMODE_DME0 10
 ZDEF_RITIMER_DEVICEMODE_DME1 >> ZDEF_RITIMER_DEVICEMODE_DME1 10
 ZDEF_RITIMER_DEVICEMODE_DME2 >> ZDEF_RITIMER_DEVICEMODE_DME2 10
 ZDEF_RITIMER_DEVICEMODE_DME3 >> ZDEF_RITIMER_DEVICEMODE_DME3 10

DMODE[3:0]	I	Device Mode. These pins set the device operating mode of the T0832P. These pins should be static and not change after the negation of PERSTN. 0000b - configuration from external serial EEPROM 0001b - no configuration before link training 0010b - configuration from external I2C master after power on reset.
------------	---	--


DSPFS	I	Downstream Port Full Scale. This pin sets the downstream port(s) full scale output pk-pk differential voltage. VSS: HLEV=1, 1V transmitter differential swing VDD: HLEV=7, 1.3V transmitter differential swing
USPFS	I	Upstream Port Full Scale. This pin sets the upstream port(s) full scale output pk-pk differential voltage. VSS: HLEV=1, 1V transmitter differential swing VDD: HLEV=7, 1.3V transmitter differential swin

G2SDE	I	Selectable De-emphasis for G2. This pin sets the initial value of the SDE bit in the Port Control register. VSS: De-emphasis level = -6.0 dB VDD: De-emphasis level = -3.5 dB
Signal	Type	Name/Description
DIR	I	Direction. This pin sets the upstream/downstream direction. VSS: port 0 (A[15:0]Tx, B[15:0]Rx) connects to RC, or upstream device VDD: port 0 (A[15:0]Tx, B[15:0]Rx) connects to EP, or downstream device



ZDEF_RITIMER_SI_CONFIG_G2SDE >> ZDEF_RITIMER_SI_CONFIG_G2SDE 10
 ZDEF_RITIMER_SI_CONFIG_DSPFS >> ZDEF_RITIMER_SI_CONFIG_DSPFS 10
 ZDEF_RITIMER_SI_CONFIG_USPFS >> ZDEF_RITIMER_SI_CONFIG_USPFS 10
 ZDEF_RITIMER_A_TX_B_RX_DIR >> ZDEF_RITIMER_A_TX_B_RX_DIR 10


Internal 31k pull up



ZDEF_RITIMER_SI_CONFIG_TXPRST0 >> ZDEF_RITIMER_SI_CONFIG_TXPRST0 10
 ZDEF_RITIMER_SI_CONFIG_TXPRST1 >> ZDEF_RITIMER_SI_CONFIG_TXPRST1 10
 ZDEF_RITIMER_SI_CONFIG_TXPRST2 >> ZDEF_RITIMER_SI_CONFIG_TXPRST2 10
 ZDEF_RITIMER_SI_CONFIG_TXPRST3 >> ZDEF_RITIMER_SI_CONFIG_TXPRST3 10


TXPRESET[3:0]	I	Tx Presets. These pins set the initial values for Transmitter Presets for the Lane Equalization Control register. This encoding includes both TX de-emphasis and pre-shoot settings. Transmitter Preset Encoding <table> <thead> <tr> <th>Encoding</th><th>De-emphasis (dB)</th><th>Preshoot (dB)</th></tr> </thead> <tbody> <tr><td>0000b</td><td>-6</td><td>0</td></tr> <tr><td>0001b</td><td>-3.5</td><td>0</td></tr> <tr><td>0010b</td><td>-4.5</td><td>0</td></tr> <tr><td>0011b</td><td>-2.5</td><td>0</td></tr> <tr><td>0100b</td><td>0</td><td>0</td></tr> <tr><td>0101b</td><td>0</td><td>2</td></tr> <tr><td>0110b</td><td>0</td><td>2.5</td></tr> <tr><td>0111b</td><td>-6</td><td>3.5</td></tr> <tr><td>1000b</td><td>-3.5</td><td>3.5</td></tr> <tr><td>1001b</td><td>0</td><td>3.5</td></tr> <tr><td>1010b</td><td>Note 1</td><td>Note 1</td></tr> <tr><td>1011b — 1111b</td><td>Reserved</td><td></td></tr> </tbody> </table> Note 1: The Transmitter Preset encoding of 1010b corresponds to the maximum Vx-boost that the Transmitter advertises with FS and LF in both full swing and reduced swing modes with $C_{-1} = 0$, and $C_{+1} = (FS-LF)/2$.	Encoding	De-emphasis (dB)	Preshoot (dB)	0000b	-6	0	0001b	-3.5	0	0010b	-4.5	0	0011b	-2.5	0	0100b	0	0	0101b	0	2	0110b	0	2.5	0111b	-6	3.5	1000b	-3.5	3.5	1001b	0	3.5	1010b	Note 1	Note 1	1011b — 1111b	Reserved	
Encoding	De-emphasis (dB)	Preshoot (dB)																																							
0000b	-6	0																																							
0001b	-3.5	0																																							
0010b	-4.5	0																																							
0011b	-2.5	0																																							
0100b	0	0																																							
0101b	0	2																																							
0110b	0	2.5																																							
0111b	-6	3.5																																							
1000b	-3.5	3.5																																							
1001b	0	3.5																																							
1010b	Note 1	Note 1																																							
1011b — 1111b	Reserved																																								

RXHINT[2:0]	I	Rx Hint. These pins set the default initial values for Receiver Hint for the Lane Equalization Control register. Receiver equalization values are shown below. 000b: -6dB 001b: -7dB 010b: -8dB 011b: -9dB 100b: -10dB 101b: -11dB 110b: -12dB 111b: reserved
-------------	---	--




ZDEF_RITIMER_SI_CONFIG_RXHINT0 >> ZDEF_RITIMER_SI_CONFIG_RXHINT0 10
 ZDEF_RITIMER_SI_CONFIG_RXHINT1 >> ZDEF_RITIMER_SI_CONFIG_RXHINT1 10
 ZDEF_RITIMER_SI_CONFIG_RXHINT2 >> ZDEF_RITIMER_SI_CONFIG_RXHINT2 10

Internal 31k pull up





DESIGN NOTE:
VOUT=1V
IOUT=2.7A TDC
IOUT=2.7A MAX
FSW=700K
OCP= 4.1A



D



DESIGN NOTE:
VOUT=1.8V
IOUT=1.5A TDC
IOUT=1.5A MAX
FSW=700KHz
OCP= 4.1A

