

OCP NIC 3.0 Design Specification

Version 0.63

Author: OCP Server Workgroup, OCP NIC subgroup

Table of Contents

1	Overview		9
	1.1 Lice	nse	9
	1.2 Ackr	nowledgements	10
	1.3 Back	ground	11
	1.4 Ove	rview	13
	1.4.1	Mechanical Form factor overview	13
	1.4.2	Electrical overview	15
	1.5 Refe	rences	17
	1.5.1	Trademarks	17
2	Card Form	Factor	18
	2.1 Forn	n Factor Options	18
	2.2 1/01	oracket	21
	2.2.1	Small Form Factor OCP NIC 3.0 Card I/O Bracket	21
	2.2.2	Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions	22
	2.2.3	Small Form Factor OCP NIC 3.0 Baseboard Critical-to-Function (CTF) Dimensions	23
	2.2.4	Large Form Factor OCP NIC 3.0 Card I/O Bracket	25
	2.2.5	Large Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions	26
	2.2.6	Large Form Factor OCP NIC 3.0 Baseboard Critical-to-Function (CTF) Dimensions	27
	2.3 Line	Side I/O Implementations	28
	2.4 Port	Numbering and LED Implementations	28
	2.4.1	OCP NIC 3.0 Port Naming and Port Numbering	28
	2.4.2	OCP NIC 3.0 Card LED Configuration	28
	2.4.3	OCP NIC 3.0 Card LED Ordering	29
	2.4.4	Baseboard LEDs Configuration over the Scan Chain	30
	2.5 Med	hanical Keepout Zones	31
	2.5.1	Baseboard Keep Out Zones – Small Card Form Factor	31
	2.5.2	Baseboard Keep Out Zones – Large Card Form Factor	
	2.5.3	Small Card Form Factor Keep Out Zones	31
	2.5.4	Large Card Form Factor Keep Out Zones	33
	2.6 Insu	lation Requirements	35
	2.6.1	Small Card Insulator	35
	2.6.2	Large Card Insulator	36
	2.7 Labe	eling Requirements	37
	2.7.1	NIC Vendor Factory Label	37
	2.7.2	NIC Vendor Serial Number Label	38
	2.7.3	Baseboard MAC and Serial Number Label	39
	2.7.4	Regulatory Label	40
	2.7.5	System Vendor Part Number Label	41
	2.7.6	NIC Vendor Part Number Label	41
	2.7.7	Small Card Label Placement	42
	2.7.8	Large Card Label Placement	43
	2.8 NIC	Implementation Examples	44
	2.9 Non	-NIC Use Cases	44
3	Card Edge a	and Baseboard Connector Interface	45
	3.1 Gold	l Finger Requirements	45
	3.1.1	Gold Finger Mating Sequence	
		board Connector Requirements	
	3.2.1	Right Angle Connector	
	3.2.2	Right Angle Offset	
	3.2.3	Straddle Mount Connector	
	3.2.4	Straddle Mount Offset and PCB Thickness Options	

Rev 0.63

	3.2.5	Large Card Connector Locations	53
	3.3 Pin d	efinition	
	3.4 Signa	al Descriptions – Common	57
	3.4.1	PCIe Interface Pins	57
	3.4.2	PCIe Present and Bifurcation Control Pins	60
	3.4.3	SMBus Interface Pins	62
	3.4.4	Power Supply Pins	64
	3.4.5	Miscellaneous Pins	65
	3.5 Signa	al Descriptions – OCP Bay (Primary Connector)	66
	3.5.1	PCIe Interface Pins – OCP Bay (Primary Connector)	66
	3.5.2	NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)	68
	3.5.3	Scan Chain Pins – OCP Bay (Primary Connector)	
	3.5.4	Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)	78
	3.6 PCle	Bifurcation Mechanism	
	3.6.1	PCIe OCP NIC 3.0 Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)	79
	3.6.2	PCle Baseboard to OCP NIC 3.0 Card Bifurcation Configuration (BIF[2:0]#)	
	3.6.3	PCle Bifurcation Decoder	
	3.6.4	Bifurcation Detection Flow	82
	3.6.5	PCle Bifurcation Examples	
		Clocking Topology	
		Bifurcation Results and REFCLK Mapping	
		er Capacity and Power Delivery	
	3.9.1	NIC Power Off	
	3.9.2	ID Mode	
	3.9.3	Aux Power Mode (S5)	
	3.9.4	Main Power Mode (S0)	
		er Supply Rail Requirements and Slot Power Envelopes	
		Swap Considerations for +12V_EDGE and +3.3V_EDGE Rails	
		er Sequence Timing Requirements	
4	_	nt and Pre-OS Requirements	
		pand Management Interface and Transport	
		agement Controller (MC) MAC Address Provisioning	
		perature Reporting	
		er Consumption Reporting	
		gable Transceiver Module Status and Temperature Reporting	
		agement and Pre-OS Firmware Inventory and Update	
	4.7.1	Secure Firmware	
	4.7.2	Firmware Inventory	_
	4.7.3	Firmware Inventory and Update in Multi-Host Environments	
	_	I Package Addressing and Hardware Arbitration Requirements	
	4.8.1	NC-SI over RBT Package Addressing	
	4.8.2	Arbitration Ring Connections	
	4.9 SMB	us 2.0 Addressing Requirements	
	4.9.1	SMBus Address Map	
	_	EEPROM	
	4.10.1	FRU EEPROM Address, Size and Availability	
	4.10.2	FRU EEPROM Content Requirements	
5	Routing Gui	delines and Signal Integrity Considerations	
	_	l Over RBT	
	5.2 PCle		113
6	Thermal an	d Environmental	114
	6.1 Airflo	ow Direction	114

Open Compute Project • NIC • 3.0

Rev 0.63

	6.1.1	Hot Aisle Cooling	114
	6.1.2	Cold Aisle Cooling	115
	6.2 Des	ign Guidelines	116
	6.2.1	ASIC Cooling – Hot Aisle	116
	6.2.2	ASIC Cooling – Cold Aisle	120
	6.3 The	rmal Simulation (CFD) Modeling	122
	6.3.1	CFD Geometry – Small Card	122
	6.3.2	Optics Simulation Modeling	122
	6.4 The	rmal Test Fixture – Small Card	123
	6.5 Ser	sor Requirements	123
	6.6 Car	d Cooling Tiers	124
	6.6.1	Hot Aisle Cooling Tiers	124
	6.6.2	Cold Aisle Cooling Tiers	124
	6.7 Sho	ck & Vibration	125
7	Regulator	/	126
	7.1 Rec	uired Compliance	126
	7.1.1	Required Environmental Compliance	126
	7.1.2	Required EMC Compliance	
	7.1.3	Required Product Safety Compliance	127
	7.2 Rec	ommended Compliance	
	7.2.1	Recommended Environmental Compliance	
	7.2.2	Recommended EMC Compliance	
2	Revision H	ictory	129

List of Figures

Figure 1: Representative Small OCP NIC 3.0 Card with Dual QSFP Ports	
Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM	
Figure 3: Small and Large Card Form-Factors (not to scale)	
Figure 4: Primary Connector (4C+) and Secondary Connector (4C) (Large) OCP NIC 3.0 Cards	18
Figure 5: Primary Connector (4C+) Only (Large) OCP NIC 3.0 Cards	
Figure 6: Primary Connector (4C+) with 4C and 2C (Small) OCP NIC 3.0 Cards	
Figure 7: Small Card Standard I/O Bracket	
Figure 8: Small Card Customized bracket for RJ-45 Connector	
Figure 9: Small Card 3D Bracket Assembly (Standalone)	
Figure 10: Small Card 3D Bracket Assembly (Installed on in the OCP NIC 3.0 Card)	
Figure 11: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Top View)	
Figure 12: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Front View)	
Figure 13: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Side View – Left)	
Figure 14: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Side View – Right)	
Figure 15: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	
Figure 16: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	
Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)	
Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	
Figure 19: Baseboard and Rail Assembly Drawing for Small Cards	
Figure 20: Large Card Standard I/O Bracket	
Figure 21: Large Card Customized bracket for RJ-45 Connector	
Figure 22: Large Card 3D Bracket Assembly (Standalone)	
Figure 23: Large Card 3D Bracket Assembly (Installed on the OCP NIC 3.0 Card)	
Figure 24: Large Form Factor OCP NIC 3.0 Card Critical to Function (CTF) Dimensions (Top View)	
Figure 25: Large Form Factor OCP NIC 3.0 Card Critical to Function (CTF) Dimensions (Front View)	
Figure 26: Large Form Factor OCP NIC 3.0 Card Critical to Function (CTF) Dimensions (Side View – Left)	
Figure 27: Large Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Side View – Right) Figure 28: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	
Figure 29: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Real View)	
Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	
Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	
Figure 32: Baseboard and Rail Assembly Drawing for Large Card	
Figure 33: Port and LED Ordering – Example Small Card Link/Activity and Speed LED Placement	
Figure 34: Small Form Factor Keep Out Zone – Top View	
Figure 35: Small Form Factor Keep Out Zone – Bottom View	
Figure 36: Small Form Factor Keep Out Zone – Side View	
Figure 37: Large Form Factor Keep Out Zone – Top View	
Figure 38: Large Form Factor Keep Out Zone – Bottom View	
Figure 39: Large Form Factor Keep Out Zone – Side View	
Figure 40: Small Card Bottom Side Insulator (Top and 3/4 View)	
Figure 41: Small Card Bottom Side Insulator (Side View)	
Figure 42: Large Card Bottom Side Insulator (Top and 3/4 View)	
Figure 43: Large Card Bottom Side Insulator (Side View)	
Figure 44: NIC Vendor Factory Label	
Figure 45: NIC Vendor Serial Number Label	38
Figure 46: NIC Vendor Serial Number Label Field Format	38
Figure 47: Baseboard MAC and Serial Number Label	39
Figure 48: OCP NIC 3.0 Card Regulatory Label	40
Figure 49: System Vendor Part Number Label	41
Figure 50: OCP NIC 3.0 Card Vendor Part Number Label	41
Figure 51: Small Card Label Placement Example	42
Figure 52: Large Card Label Placement Example	
Figure 53: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)	
Figure 54: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)	
Figure 55: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)	
Figure 56: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)	
Figure 57: 168-pin Base Board Primary Connector – Right Angle	40

Open Compute Project • NIC • 3.0

Rev 0.63

Figure 58: 140-pin Base Board Secondary Connector – Right Angle	50
Figure 59: OCP NIC 3.0 Card and Host Offset for Right Angle Connectors	50
Figure 60: 168-pin Base Board Primary Connector – Straddle Mount	51
Figure 61: 140-pin Base Board Secondary Connector – Straddle Mount	51
Figure 62: OCP NIC 3.0 Card and Baseboard PCB Thickness Options for Straddle Mount Connectors	52
Figure 63: 0mm Offset (Coplanar) for 0.062" Thick Baseboards	52
Figure 64: 0.3mm Offset for 0.076" Thick Baseboards	53
Figure 65: Primary and Secondary Connector Locations for Large Card Support with Right Angle Connectors	53
Figure 66: Primary and Secondary Connector Locations for Large Card Support with Straddle Mount Connectors	53
Figure 67: PCIe Present and Bifurcation Control Pins	62
Figure 68: Example SMBus Connections	63
Figure 69: Example Power Supply Topology	65
Figure 70: NC-SI Over RBT Connection Example – Single Primary Connector	71
Figure 71: NC-SI Over RBT Connection Example – Dual Primary Connector	72
Figure 72: Example Scan Chain Timing Diagram	74
Figure 73: Scan Bus Connection Example	77
Figure 74: Single Host (1 x16) and 1 x16 OCP NIC 3.0 Card (Single Controller)	83
Figure 75: Single Host (2 x8) and 2 x8 OCP NIC 3.0 Card (Dual Controllers)	84
Figure 76: Quad Hosts (4 x4) and 4 x4 OCP NIC 3.0 Card (Single Controller)	85
Figure 77: Quad Hosts (4 x4) and 4 x4 OCP NIC 3.0 Card (Quad Controllers)	86
Figure 78: Single Host with no Bifurcation (1 x16) and 2 x8 OCP NIC 3.0 Card (Dual Controllers)	87
Figure 79: PCIe Interface Connections for 1 x16 and 2 x8 OCP NIC 3.0 Cards	88
Figure 80: PCIe Interface Connections for a 4 x4 OCP NIC 3.0 Card	89
Figure 81: Baseboard Power States	99
Figure 82: Power-Up Sequencing	101
Figure 83: Power-Down Sequencing	102
Figure 84: Airflow Direction for Hot Aisle Cooling	114
Figure 85: Airflow Direction for Cold Aisle Cooling	
Figure 86: ASIC Supportable Power for Hot Aisle Cooling – Small Card Form FactorFactor	117
Figure 87: OCP NIC 3.0 Reference Geometry CAD & CFD	117
Figure 88: Server System Airflow Capability – Hot Aisle Cooling	119
Figure 89: ASIC Supportable Power for Cold Aisle Cooling – Small Card Form Factor	120
Figure 90: Server System Airflow Capability – Cold Aisle Cooling	121
Figure 91: ASIC Supportable Power Comparison – Small Card Form FactorFigure 91: ASIC Supportable Power Comparison – Small Card Form Factor	121
Figure 92: Small Card Thermal Test Fixture Preliminary Design	123
Figure 93: Small Card Thermal Test Fixture Preliminary Design – Transparent View	123

List of Tables

Table 1: Acknowledgements – By Company	10
Table 2: OCP 3.0 Form Factor Dimensions	
Table 3: Baseboard to OCP NIC Form factor Compatibility Chart	
Table 4: OCP NIC 3.0 Card Definitions	
Table 5: Mechanical BOM for the Small Card Bracket	22
Table 6: Mechanical BOM for the Large Card Bracket	
Table 7: OCP NIC 3.0 Line Side I/O Implementations	
Table 8: OCP NIC 3.0 Card LED Configuration with Two Physical LEDs per Port	
Table 9: NIC Implementation Examples and 3D CAD	
Table 10: Example Non-NIC Use Cases	
Table 11: Contact Mating Positions for the Primary and Secondary Connectors	
Table 12: Right Angle Connector Options	
Table 13: Straddle Mount Connector Options	
Table 14: Primary Connector Pin Definition (x16) (4C+)	
Table 15: Secondary Connector Pin Definition (x16) (4C)	
Table 16: Pin Descriptions – PCle 1	
Table 17: Pin Descriptions – PCIe Present and Bifurcation Control Pins	
Table 18: Pin Descriptions – SMBus	
Table 19: Pin Descriptions – Power	
Table 20: Pin Descriptions – Miscellaneous 1	
Table 21: Pin Descriptions – PCle 2	
Table 22: Pin Descriptions – NC-SI Over RBT	
Table 23: Pin Descriptions – Scan Chain	
Table 24: Pin Descriptions – Scan Chain DATA_OUT Bit Definition	
Table 25: Pin Descriptions – Scan Bus DATA_IN Bit Definition	
Table 26: Pin Descriptions – Miscellaneous 2	
Table 27: PCIe Bifurcation Decoder for x16 and x8 Card Widths	
Table 28: PCIe Clock Associations	
Table 29: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)	90
Table 30: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)	91
Table 31: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)	
Table 32: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)	
Table 33: Bifurcation for Single Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b010)	
Table 34: Bifurcation for Single Host, Quad Sockets and Quad Upstream Links – First 8 PCIe Lanes (BIF[2:0]#=0b011)	
Table 35: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)	
Table 36: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)	
Table 37: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links – First 8 lanes (BIF[2:0]#=0b111)	
Table 38: Power States	
Table 39: Baseboard Power Supply Rail Requirements – Slot Power Envelopes	
Table 40: Power Sequencing Parameters	102
Table 41: Sideband Management Interface and Transport Requirements	103
Table 42: NC-SI Traffic Requirements	
Table 43: MC MAC Address Provisioning Requirements	104
Table 44: Temperature Reporting Requirements	
Table 45: Power Consumption Reporting Requirements	106
Table 46: Pluggable Module Status Reporting Requirements	107
Table 47: Management and Pre-OS Firmware Inventory and Update Requirements	107
Table 48: SMBus Address Map	109
Table 49: FRU EEPROM Record – OEM Record 0xC0, Offset 0x00	110
Table 50: Hot Aisle Air Temperature Boundary Conditions	115
Table 51: Hot Aisle Airflow Boundary Conditions	115
Table 52: Cold Aisle Air Temperature Boundary Conditions	115
Table 53: Cold Aisle Airflow Boundary Conditions	116
Table 54: Reference OCP NIC 3.0 Small Card Geometry	118
Table 55: Hot Aisle Card Cooling Tier Definitions	124
Table 56: Cold Aisle Card Cooling Tier Definitions	
Table 57: FCC Class A Radiated and Conducted Emissions Requirements Based on Geographical Location	

1 Overview

1.1 License

As of July 26, 2016, the following persons or entities have made this Specification available under the Open Compute Project Hardware License (Permissive) Version 1.0 (OCPHL-P)

OCP NIC Subgroup

An electronic copy of the OCPHL-P is available at:

http://www.opencompute.org/assets/download/01-Contribution-Licenses/OCPHL-Permissive-v1.0.pdf

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The Specification implementer and user assume the entire risk as to implementing or otherwise using the Specification. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

1.2 Acknowledgements

The OCP NIC 3.0 specification was created under a collaboration from many OCP member companies, and facilitated by the OCP NIC Subgroup under the OCP Server Workgroup.

The OCP NIC Subgroup would like to acknowledge the following member companies for their contributions to the OCP NIC 3.0 specification:

Table 1: Acknowledgements – By Company

Amphenol Lenovo
Broadcom Mellanox
Dell EMC Netronome

Facebook Quanta Cloud Technology

Hewlett Packard Enterprise TE

Intel Corporation

1.3 Background

The OCP NIC 3.0 specification is a follow-on to the OCP Mezz 2.0 rev 1.00 design specification. The OCP NIC 3.0 specification supports two basic card sizes: Small Card, and Large Card. The Small Card allows for up to 16 PCIe lanes on the card edge while a Large Card supports up to 32 PCIe lanes. Compared to the OCP Mezz Card 2.0 Design Specification, the updated OCP NIC 3.0 specification provides a broader solution space for NIC and system vendors to support the following use case scenarios:

- NICs with a higher TDP
- Power delivery support up to 80W to a single connector (Small) card; and up to 150W to a dual connector (Large) card
 - Note: Baseboard vendors need to evaluate if there is sufficient airflow to thermally cool the OCP NIC 3.0 card. Refer to Section 6 for additional details.
- Support up to PCIe Gen5 on the baseboard and OCP NIC 3.0 card
- Support for up to 32 lanes of PCIe per OCP NIC 3.0 card
- Support for single host, multi-root complex and multi-host environments
- Support a greater board area for more complex OCP NIC 3.0 card designs
- Support for Smart NIC implementations with on-board DRAM and accelerators
- Simplification of FRU installation and removal while reducing overall down time

A representative Small Card OCP NIC 3.0 card is shown in Figure 1 and a representative Large Card is shown in Figure 2.





Figure 1: Representative Small OCP NIC 3.0 Card with Dual QSFP Ports





In order to achieve the features outlined in this specification, OCP NIC 3.0 compliant cards are not backwards compatible to OCP Mezz 2.0 cards.

This specification is created under OCP Server workgroup – OCP NIC subgroup. An electronic copy of this specification can be found on the Open Compute Project and the OCP Marketplace websites:

http://www.opencompute.org/wiki/Server/Mezz#Specifications_and_Designs

http://opencompute.org/products/specsanddesign?keyword=SPEC%2C+NIC

1.4 Overview

1.4.1 Mechanical Form factor overview

The OCP NIC 3.0 specification defines a third generation mechanical form factor that allows for interoperability between compliant baseboards and OCP NIC 3.0 cards.

OCP NIC 3.0 cards have two form factors – Small and Large. These cards are shown in Figure 3 below. The components shown in the figures are for illustrative purposes. The Small form factor card has one connector (Primary Connector) on baseboard. The Large form factor card has one or two connectors (Primary Connector only and both the Primary and Secondary Connectors) on the baseboard.

Both the Primary and Secondary Connectors and card edge gold fingers are defined in and compliant to SFF-TA-1002. The Primary Connector is the "4C+" variant, the Secondary Connector is the "4C" version. On the OCP NIC 3.0 card side, the card edge is implemented with gold fingers. The Small Card gold finger area only occupies the Primary Connector area for up to 16 PCIe lanes. The Large Card gold finger area may occupy both the Primary and Secondary Connectors for up to 32 PCIe lanes, or optionally just the Primary Connector for up to 16 PCIe lane implementations.




Figure 3: Small and Large Card Form-Factors (not to scale)

The two form factor dimensions are shown in Table 2.

Form Width Secondary Depth **Primary Typical Use Case Factor** Connector Connector "4C+" Small W1 = 76L = 115 N/A Low profile and NIC with a similar profile as an OCP NIC mm mm 168 pins 2.0 card; up to 16 PCle lanes. "4C+" "4C" W2 = 139Larger PCB width to support L = 115 Large mm mm 168 pins 140 pins additional NICs; up to 32 PCIe lanes.

Table 2: OCP 3.0 Form Factor Dimensions

The OCP NIC 3.0 design allows downward compatibility between the two card sizes. Table 3 shows the compatibility between the baseboard and NIC combinations. A Small size baseboard slot may only accept a small sized NIC. A Large size baseboard slot may accept a small or large sized NIC.

Baseboard	NIC Size / Supported PCIe Width		
Slot Size	Small	Large	
Small	Up to 16 PCIe lanes	Not Supported	
Large	Up to 16 PCIe lanes	Up to 32 PCIe lanes	

Table 3: Baseboard to OCP NIC Form factor Compatibility Chart

There are two baseboard connector mounting options available for system designers: straddle mount and right angle (RA). The straddle mount connector option allows the OCP NIC and baseboard to exist in a co-planer position. To achieve this, a cutout exists on the baseboard and is defined in this specification. Alternatively, the right angle option allows the OCP NIC to be installed on top of the baseboard. A baseboard cutout is not required for the right angle connector. The right angle option allows the baseboard to use this area for additional routing or backside component placement. The straddle mount and right angle connectors are shown in Section 3.2.

For both the baseboard and OCP NIC 3.0 card, this specification defines the component and routing keep out areas. Refer to Section 2.5 for details.

Both the straddle mount and right angle implementations shall accept the same OCP NIC 3.0 card and shall be supported in the baseboard chassis regardless of the baseboard connector selection (right angle or straddle mount) so long as the baseboard slot and OCP NIC 3.0 card sizes are a supported combination as shown in Table 3.

This specification defines the form factor at the OCP NIC 3.0 card level, including the front panel, latching mechanism and card guide features.

More details about the card form-factor is shown in Section 2.

1.4.2 Electrical overview

This specification defines the electrical interface between baseboard and the OCP NIC 3.0 card. The electrical interface is implemented with a right angle or straddle mount connector on baseboard and gold finger on the OCP NIC 3.0 card. As previously noted in the mechanical overview, each card may implement a Primary Connector or Primary + Secondary Connector. Cards using only the Primary Connector are suitable for both the Small and Large form-factors and may support up to 16 lanes of PCIe. The Secondary Connector, when used in conjunction with the Primary Connector, allows Large form-factor implementations and may support up to 32 lanes of PCIe.

1.4.2.1 Primary Connector

The Primary Connector provides all OCP specific management functions as well as up to 16 lanes of PCIe between the OCP NIC and the system motherboard.

Management Function Overview (OCP Bay):

- DMTF DSP0222 1.1 compliant Network Controller Sideband Interface (NC-SI) RMII Based Transport (RBT) Physical Interface
- Power management and status reporting
 - o Power break for emergency power reduction
 - State change control
- Control / status serial bus
 - NIC-to-Host status
 - Port LED Link/Activity
 - Environmental Indicators
 - Host-to-NIC configuration Information
- Multi-host PCIe support signals (2x PCIe resets, 2x reference clocks)
 - The OCP bay provides PERST2#, PERST3#, REFCLK2 and REFCLK3. This enables support for up to four hosts when used in conjunction with PERST0#, PERST1#, REFCLK0 and REFCLK1 in the Primary 4C region.
- PCIe Wake signal

See Section 0 for a complete list of pin and function descriptions for the OCP Bay portion of the Primary Connector.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - o Up to PCle Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
 - o 2x PCIe Resets
 - Link Bifurcation Control
 - Card power disable/enable
- SMBus 2.0
- Power
 - o +12V EDGE

- +3.3V_EDGE
- o Power distribution between the aux and main power domains is up to the baseboard vendor

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.

1.4.2.2 Secondary Connector

The Secondary Connector provides an additional 16 lanes of PCIe and their respective control signals.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - Up to PCle Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
 - o 2x PCIe Resets
 - Link Bifurcation Control
 - o Card power disable/enable
- SMBus 2.0
- Power
 - o +12V_EDGE
 - o +3.3V EDGE
 - o Power distribution between the aux and main power domains is up to the baseboard vendor

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.

1.5 References

- DMTF Standard. *DSP0222, Network Controller Sideband Interface (NC-SI) Specification.* Distributed Management Task Force, Rev 1.1.0, September 23rd, 2015.
- DMTF Standard. *DSP0222, Network Controller Sideband Interface (NC-SI) Specification.* Distributed Management Task Force, Rev 1.2.0, Work-in-progress.
- EDSFF. Enterprise and Datacenter SSD Form Factor Connector Specification. Enterprise and Datacenter SSD Form Factor Working Group, Rev 0.9 (draft), August 2nd 2017.
- IPMI Platform Management FRU Information Storage Definition, v1.2, February 28th, 2013.
- National Institute of Standards and Technology (NIST). *Special Publication 800-193, Platform Firmware Resiliency Guidelines*, draft, May 2017.
- NXP Semiconductors. *l*²*C-bus specification and user manual*. NXP Semiconductors, Rev 6, April 4th, 2014.
- Open Compute Project. OCP NIC Subgroup. Online. http://www.opencompute.org/wiki/Server/Mezz
- PCIe Base Specification. PCI Express Base Specification, Revision 4.0 (draft).
- PCIe CEM Specification. PCI Express Card Electromechanical Specification, Revision 4.0 (draft).
- SMBus Management Interface Forum. *System Management Bus (SMBus) Specification*. System Management Interface Forum, Inc, Version 2.0, August 3rd, 2000.
- SNIA. SFF-TA-1002, Specification for Protocol Agnostic Multi-Lane High Speed Connector. SNIA SFF TWG Technology Affiliate, Rev 1.1 draft, January 18th, 2018.

1.5.1 Trademarks

Names and brands may be claimed as trademarks by their respective companies.

2 Card Form Factor

2.1 Form Factor Options

OCP NIC 3.0 provides two fundamental form factor options: a Small Card (76mm x 115mm) and a Large Card (139mm x 115mm).

These form factors support a Primary Connector and optionally, a Secondary Connector. The Primary Connector is defined to be a SFF-TA-1002 compliant 4C+ connector. The 4C+ connector is a 4C complaint implementation plus a 28-pin bay for OCP NIC 3.0 specific pins. The Secondary Connector is the 4C connector as defined in SFF-TA-1002. The 4C specification supports up to 32 differential pairs for a x16 PCIe connection per connector. For host platforms, the 28-pin OCP bay is required for the Primary Connector. This is also mandatory for OCP NIC 3.0 cards.

The Small Card uses the Primary 4C+ connector to provide up to a x16 PCIe interface to the host. The additional 28-pin OCP bay carries sideband management interfaces as well as OCP NIC 3.0 specific control signals for multi-host PCIe support. The small size card provides sufficient faceplate area to accommodate up to 2x QSFP modules, 4x SFP modules, or 4x RJ-45 for BASE-T operation. The Small Card form factor supports up to 80W of delivered power to the card edge. An example Small Card form factor is shown in Figure 1.

The Large Card uses the Primary 4C+ connector to provide the same functionality as the Small Card along with an additional Secondary 4C connector to provide up to a x32 PCIe interface. The Large Card may utilize both the Primary and Secondary Connectors, or just the Primary Connector for lower PCIe lane count applications. Table 4 summarizes the Large Card permutations. The Large Card supports higher power envelopes and provides additional board area for more complex designs. The Large Card form factor supports up to 150W of delivered power to the card edge across the two connectors. An example Large Card form factor is shown in Figure 2.

For Large Cards, implementations may use both the Primary and Secondary Connector (as shown in Figure 4), or may use the Primary Connector only (as shown in Figure 5) for the card edge gold fingers.





Figure 4: Primary Connector (4C+) and Secondary Connector (4C) (Large) OCP NIC 3.0 Cards

Figure 5: Primary Connector (4C+) Only (Large) OCP NIC 3.0 Cards



For both form-factors, an OCP NIC 3.0 card may optionally implement a subset of pins to support up to a x8 PCIe connection. This is implemented using a 2C card edge per SFF-TA-1002. The Primary Connector may support a 2C sized OCP NIC 3.0 card along with the 28 pin OCP bay shown in the 4C+ drawings. The following diagram from the SFF-TA-1002 specification illustrates the supported host Primary and Secondary Connectors and OCP NIC 3.0 card configurations.

Figure 6: Primary Connector (4C+) with 4C and 2C (Small) OCP NIC 3.0 Cards




Table 4 summarizes the supported card form factors. Small form factors cards support the Primary Connector and up to 16 PCIe lanes. Large form factor cards support implementations with both the Primary and Secondary Connectors and up to 32 PCIe lanes, or a Primary Connector only implementation with up to 16 PCIe lanes.

Table 4: OCP NIC 3.0 Card Definitions

Add in Card Size and	Secondary Connector		Primary Connector		
max PCIe Lane Count	4C Connecto	or, x16 PCle	4C+ Connect	tor, x16 PCle	OCP Bay
Small (x8)				2C+	OCP Bay
Small (x16)			40	C+	OCP Bay
Large (x8)				2C+	OCP Bay

Open Compute Project • NIC • 3.0

Rev 0.63

Large (x16)			4C+	OCP Bay
Large (x24)		2C	4C+	OCP Bay
Large (x32)	4	С	4C+	OCP Bay

2.2 I/O bracket

The following section defines the standard I/O bracket and standard chassis opening required for both the Small and Large form-factor cards.

2.2.1 Small Form Factor OCP NIC 3.0 Card I/O Bracket

Figure 7 defines the standard Small Card form factor I/O bracket.

14.99

5.01

8

35.8

10.08

13.75

5.01

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10.08

10

Figure 7: Small Card Standard I/O Bracket

Note: The OCP NIC 3.0 card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 8 shows an implementation example.

Figure 8: Small Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 9 shows the standalone bracket assembly and Figure 10 shows the bracket assembly on the OCP NIC 3.0 card.

Figure 9: Small Card 3D Bracket Assembly (Standalone)

TBD

Figure 10: Small Card 3D Bracket Assembly (Installed on in the OCP NIC 3.0 Card)

TBD

In addition to the sheet metal, Table 5 lists the additional hardware components used for the Small Card bracket assembly.

Table 5: Mechanical BOM for the Small Card Bracket


Item description	Supplier Part Number
Top and bottom EMI fingers	TF187VE32F11
Screw / Rivet (part of bracket assy)?	TBD
Side EMI Finger	TBD
Thumb screw	TBD
Pull Tab	TBD
Latch	TBD
Screw (attaching Bracket & NIC)	TBD
SMT Nut (on NIC)	TBD

Note: The "Pull Tab" shown in the 3D drawings and in Table 5 are tentative. Alternate designs are under evaluation and therefore the BOM may change in the next revision of the specification.

2.2.2 Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor OCP NIC 3.0 card.

Figure 11: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Top View)






Figure 12: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Front View)

Figure 13: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Side View – Left)





Figure 14: Small Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Side View – Right)



2.2.3 Small Form Factor OCP NIC 3.0 Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor baseboard chassis.

Figure 15: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)




Figure 16: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)




Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide





Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)



On the baseboard side, the following mechanical dimensions shall be met to support a small form factor OCP NIC 3.0 card:

Figure 19: Baseboard and Rail Assembly Drawing for Small Cards TBD; need 3D baseboard and rail assembly drawing.

2.2.4 Large Form Factor OCP NIC 3.0 Card I/O Bracket

TBD. Definition is in progress. All drawings from the Small Form-Factor implementation need to be replicated for the Large form-factor.

Figure 20 defines the standard Large Card form factor I/O bracket.

Figure 20: Large Card Standard I/O Bracket

TBD

Note: The OCP NIC 3.0 card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 21 shows an implementation example.

Figure 21: Large Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 22 shows the standalone bracket assembly and Figure 23 shows the bracket assembly on the OCP NIC 3.0 card.

Figure 22: Large Card 3D Bracket Assembly (Standalone)

TBD

Figure 23: Large Card 3D Bracket Assembly (Installed on the OCP NIC 3.0 Card)

TBD

In addition to the sheet metal, Table 6 lists the additional hardware components used for the Small Card bracket assembly.

Table 6: Mechanical BOM for the Large Card Bracket

Item description	Supplier Part Number
Top and bottom EMI fingers	TBD TBD
Screw / Rivet (part of bracket assy)?	TBD TBD
Side EMI Finger	TBD TBD
Thumb screw	TBD TBD
Pull Tab	TBD TBD
Latch	TBD TBD
Screw (attaching Bracket & NIC)	TBD TBD
SMT Nut (on NIC)	TBD TBD

Note: The "Pull Tab" shown in the 3D drawings and in Table 6 are tentative. Alternate designs are under evaluation and therefore the BOM may change in the next revision of the specification.

2.2.5 Large Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor OCP NIC 3.0 card.

Figure 24: Large Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Top View)

TBD

Figure 25: Large Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Front View)

TBD

Figure 26: Large Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Side View – Left)

TBD

Figure 27: Large Form Factor OCP NIC 3.0 Card Critical-to-Function (CTF) Dimensions (Side View – Right)

TBD

2.2.6 Large Form Factor OCP NIC 3.0 Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor baseboard chassis.

Figure 28: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)

TBD

Figure 29: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)

TBD

Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)

TBD

Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)

TBD

On the baseboard side, the following mechanical dimensions shall be met to support a large form factor OCP NIC 3.0 card:

Figure 32: Baseboard and Rail Assembly Drawing for Large Card TBD; need 3D baseboard and rail assembly drawing for Large Card.

2.3 Line Side I/O Implementations

At the time of this writing, the Small and Large form-factor implementations have been optimized to support the following standard line side I/O implementations:

Form Factor	Max Topology Connector Count	
Small	2x QSFP+/QSFP28/QSFP56	
Small	4x SFP28+/SFP28/SFP56	
Small	4x RJ-45	
Large	2x QSFP+/QSFP28/QSFP56	
Large	4x SFP+/SFP28/SFP56	
Large	4x RJ-45	

Table 7: OCP NIC 3.0 Line Side I/O Implementations

Note: For brevity, references to QSFP+, QSFP28 and QSFP56 shall be referred to as QSFP for the remainder of this document. Similarly, references to SFP+, SFP28 and SFP56 shall be referred to as SFP.

Additional combinations and connector types are permissible as I/O form-factor technologies and thermal capabilities evolve.

2.4 Port Numbering and LED Implementations

The OCP NIC 3.0 I/O bracket shall provide port labeling for user identification.

Additionally, LEDs shall be implemented on the OCP NIC 3.0 I/O bracket when there is sufficient space for local indication. LEDs may also be implemented on the card Scan Chain (as defined in Section 3.5.3) for remote link/activity indication on the baseboard. These two cases are described in the sections below. In both cases, the actual link rate may be directly queried through the management interface.

2.4.1 OCP NIC 3.0 Port Naming and Port Numbering

The naming of all OCP NIC 3.0 external ports shall start from Port 0. When viewing the OCP NIC 3.0 card from the I/O side and with the primary side components facing up, Port 0 shall be located on the left hand side. The port numbers shall sequentially increase to the right. Refer to Figure 33 as an example implementation.

2.4.2 OCP NIC 3.0 Card LED Configuration

For low I/O count small form-factor cards without built in light pipes (such as 1x QSFP, 2x SFP, or 2x RJ-45), or a large form-factor cards, where additional I/O bracket area is available, the card shall implement on-board link/activity indications in place of the Scan Chain LED stream. The recommended local (on-card) LED implementation uses two physical LEDs (a discrete Link/Activity LED and a bi-colored Speed A/Speed B LED). Table 8 describes the OCP NIC 3.0 card LED implementations.

Table 8: OCP NIC 3.0 Card LED Configuration with Two Physical LEDs per Port

LED Pin	LED Color	Description
	Green	Active low. Multifunction LED.

Link /		This LED shall be used to indicate link and link activity.
Activity		This LED shall be used to indicate link and link activity.
		When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.
		The Link/Activity LED shall be located on the left hand side or located on the top for each port when the OCP NIC 3.0 card is viewed in the horizontal plane.
Speed	Green	Active low. Bicolor multifunction LED.
	Amber Off	The LED is Green when the port is linked at its maximum speed. The LED is Amber when the port is linked at it second highest speed. The LED is off when the device is linked at a speed lower than the second highest capable speed, or no link is present.
		The Amber Speed LED indicator may be used for port identification through vendor specific link diagnostic software.
		The bicolor speed LED shall be located on the right hand side or located on the bottom for each port when the OCP NIC 3.0 card is viewed in the horizontal plane.


2.4.3 OCP NIC 3.0 Card LED Ordering

For all OCP NIC 3.0 card use cases, each port shall implement the green Link/Activity LED and a bicolor green/amber speed A/B LED.

When the OCP NIC 3.0 card is viewed from the horizontal position, and with the primary component side facing up, the Link/Activity LED shall be located on the left side for each port and the speed LED shall be located on the right side for each port. The port ordering shall increase from left to right.

The placement of the Link/Activity and Speed LEDs on the faceplate may be left up to the discretion of the OCP NIC 3.0 card designer. The LED port association shall be clearly labeled on the OCP NIC 3.0 card.

Figure 33: Port and LED Ordering – Example Small Card Link/Activity and Speed LED Placement



2.4.4 Baseboard LEDs Configuration over the Scan Chain

A small form-factor OCP NIC 3.0 with a fully populated I/O bracket (2x QSFP, 4x SFP or 4x RJ-45) does not have sufficient space for discrete on-board (faceplate) LED indicators. In this case, the line side link and activity LED indicators are implemented on the baseboard system via the Scan Chain. The Scan Chain bit stream is defined in Section 3.5.3.

The baseboard LED implementation uses two discrete LEDs (Link/Activity and Speed indication). The physical baseboard LED implementation is left up to the baseboard vendor and is not defined in this specification. The LED implementation is optional for baseboards.

At the time of this writing, the Scan Chain definition allows for up to one link/activity and one speed LED per port. A total of up to 8 ports are supported in the Scan Chain. The bit stream defines the LEDs to be active low (on). The Scan Chain LED implementation allows the NIC LED indicators to be remotely located on the OCP NIC 3.0 compliant chassis (e.g. front LED indicators with rear I/O cards).

2.5 Mechanical Keepout Zones

2.5.1 Baseboard Keep Out Zones – Small Card Form Factor

TBD – Need keepout drawings and envelopes for small / large size baseboard including primary/secondary/rail keepouts/cutout for straddle mount/keepout for right angle.

2.5.2 Baseboard Keep Out Zones – Large Card Form Factor

TBD. – need input from mechanical engineering

2.5.3 Small Card Form Factor Keep Out Zones

Figure 34: Small Form Factor Keep Out Zone - Top View




Figure 35: Small Form Factor Keep Out Zone – Bottom View





Figure 36: Small Form Factor Keep Out Zone – Side View



2.5.4 Large Card Form Factor Keep Out Zones

-COMPONENT AND TRACE FREE AREA, TOP & BOTTOM LAYERS. TRACE PERMITTED ON INTERNAL LAYER UP TO 1.9MM MAX FROM PCB EDGE FROM PCB EDGE ±0.2MM [0.008] 4.6 [0.181] 4.5 [0.177] 5.2 [0.205] 115±0.10 [4.528±.004] 2.46 [.097] 0 [.000] -COMPONENT KEEP IN G 95.86±0.10 [3.774±.004] Ф. (3X) 6 MIN [.236 MIN] CONNECTOR KEEP IN. SMT COMPONENT PERMITTED 1MM EDGE KEEPOUT **⊕** Ø 0.15 [0.006] OCP 3.0 CONNECTOR SPEC F 37.64±0.10 [1.482±.004] 28.41 MAX [1.118 MAX] 32.14±0.10 [1.265±.004] -COMPONENT AND TRACE FREE AREA, TOP & BOTTOM LAYERS. TRACE PERMITTED ON INTERNAL LAYER UP TO 1.0MM MAX FROM PCB EDGE (2X) Ø 2.90±0.05 [.114±.002]

Figure 37: Large Form Factor Keep Out Zone - Top View

Figure 38: Large Form Factor Keep Out Zone – Bottom View





Figure 39: Large Form Factor Keep Out Zone – Side View



2.6 Insulation Requirements

All OCP NIC 3.0 cards shall implement an insulator to prevent the bottom side card components from shorting out to the baseboard chassis. The recommended insulator thickness is 0.25mm and shall reside within the following mechanical envelope for the Small and Large size cards.

2.6.1 Small Card Insulator

Figure 40: Small Card Bottom Side Insulator (Top and 3/4 View)





Figure 41: Small Card Bottom Side Insulator (Side View)



2.6.2 Large Card Insulator

Figure 42: Large Card Bottom Side Insulator (Top and 3/4 View)





Figure 43: Large Card Bottom Side Insulator (Side View)



2.7 Labeling Requirements

OCP NIC 3.0 cards shall implement all (or a subset of) label items listed below as deemed necessary by each end customer.

2.7.1 NIC Vendor Factory Label

The label is human readable using a Verdana (or equivalent san serif typeface) at 4pt size. The label contains the following information:

- Item 1: Part number with revision
- Item 2: Part number with revision (no spaces, underscores or dashes in the barcode). The barcode encoding format is Code 128. The barcode is variable in length.
- Item 3: CM Part Number
- Item 4: CM Work Order Number
- Item 5: CM Manufacturing Data Code (MM-DD-YY)
- Item 6: Deviation Number if no deviation is used, print DEV00000

Figure 44: NIC Vendor Factory Label



Image of label is for reference only; actual label will have different data.


- 1. Verdana 4 pt. font or equivalent
- 2. Barcode code 128
- 300 DPI printer minimum. Must meet the contrast and print growth requirements per ISO/IES 16022 and have a print quality level of "C" or higher per ISO/IEC 15415
- 4. 1.000" x 0.400" label size, corner radius 0.025" 0.100" (0.635mm 2.54mm)
- 5. Material: Polyester with acrylic adhesive
- 6. Color: White
- 7. Thickness: 0.05mm

2.7.2 NIC Vendor Serial Number Label

The NIC serial number label shall contain the following information:

- Item 1: 1D barcode. Encoded as Code 93. No dashes should be encoded in the barcode element.
- Item 2: Human readable serial number uses a Verdana (or equivalent san serif typeface) at 4pt size.

Figure 45: NIC Vendor Serial Number Label



- 1. Font Verdana or equivalent
- 2. Human readable text 4 pt.
- 3. Barcode code 93, height 2.5mm
- 4. Print resolution 300 dpi
- 5. 17.5 x 5.0mm label size (0.69" x 0.20")
- Label material shall be white litho paper, label stock should be 89 g/m² (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick)
- 7. The area occupied by the human readable text and barcode should be visually aligned to the center of the label. This alignment is for reference only, but must facilitate 100% scanning capability. See example below.

Figure 46: NIC Vendor Serial Number Label Field Format

Serial Number Elements	Product Part Number	Manufacturing Date Code (YY, last 2 digits of the year – WW, calendar week)	*** Serial Number (sequintial alpha-numeric identifier)	Manufacturing Site Code (2 alpha digit CM site code)		
Human Readable	XXXX	YYWW	XXXXX	ZZ		
	SN: XXXXYYWWXXXXXZZ					
***Suppliers will be allowed the use of characters 0-9, A-O in the first position of the sequence number, with no restrictions on the 2nd through 4th positions provided that each sequence number is indeed unique.						

2.7.3 Baseboard MAC and Serial Number Label

Figure 47: Baseboard MAC and Serial Number Label



^{*}Image of label is for reference only – actual label will have different data. Refer to PSD for details.

Printer requirements:

600 dpi printer that is carefully aligned and well maintained using premium label stock. Must meet the contrast and print growth requirements per ISO/IES 16022 and have a print quality level of "C" or higher per ISO/IEC 15415

Label requirements:

Recommended label size .787" x 1.02" (20mm x 26mm)

Unless otherwise specified: Label material shall be white litho paper or polyester with acrylic adhesive. Label stock should 89 g/m² (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick).

1D Barcodes:		
Item 2	serial number	Barcode code 39, 2.54mm (H), must match SN label on PCBA
2D Barcodes:		
Item 5	ME MAC address	Data matrix, 0.009" density, ECC 200
Item 7	PO MAC address	Data matrix, 0.009" density, ECC 200
Human readable:		Comment: Arial font 4pt.
Item 1	part number	P/N: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Item 3	serial number	S/N: MXXXXYYWWXXXXXCQ
Item 4	ME MAC address	< ME: AA.BB.CC.00.11.22
Item 6	P0 MAC address	AA.BB.CC.00.11.21 P0 >

2.7.4 Regulatory Label

Figure 48: OCP NIC 3.0 Card Regulatory Label



Image of label is for reference only; actual label will have different data.

- 1. Verdana 4.5 pt. font or equivalent
- 2. All logo heights are 5mm
- 3. 300 DPI printer minimum. Must meet the contrast and print growth requirements per ISO/IES 16022 and have a print quality level of "C" or higher per ISO/IEC 15415
- 4. 1.500" x 0.750" (35mm 19mm) label size, corner radius 0.025" 0.100" (0.635mm 2.54mm)
- 5. Material: Polyester with acrylic adhesive
- 6. Color: White
- 7. Thickness: 0.05mm

Label data requiren	nents:	
Human readable:	Item Name: Verdana 4.5pt	
Item 1	Logos	Height 5mm each - evenly spaced
	ксс	Korean KC mark
	CE	European Conformance mark
	C-tick	Regulatory Compliance mark
	China RoHS	20 year China RoHS mark
	WEEE	Waste Electrical and Electronic Equipment Directive mark
	Pb free	Lead Free mark
Item 2	Regulatory number	MSIP-REM-Part Number
Item 3	Vendor Description	Vendor Product Description

2.7.5 System Vendor Part Number Label


Figure 49: System Vendor Part Number Label



- 1. Font Verdana or equivalent
- 2. Human readable text 6 pt.
- 3. Barcode code 93, height 6.0 mm
- 4. Print resolution 300 dpi
- 5. 18.0mm x 10.0mm label size (0.7" x 0.375")
- 6. Label material shall be white litho paper, label stock should be 89 $\,$ g/m 2 (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick)
- 7. The area occupied by the human readable text and barcode should be visually aligned to the center of the label. This alignment is for reference only, but must facilitate 100% scanning capability. See example below.

2.7.6 NIC Vendor Part Number Label

Figure 50: OCP NIC 3.0 Card Vendor Part Number Label



- 1. Font Verdana or equivalent
- 2. Human readable text 6 pt.
- 3. Barcode code 93, height 6.0 mm
- 4. Print resolution 300 dpi
- 5. 18 mm x 10 mm label size (0.7" x 0.375")
- 6. Label material shall be white litho paper, label stock should be 89 g/m² (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick)
- 7. The area occupied by the human readable text and barcode should be visually aligned to the center of the label. This alignment is for reference only, but must facilitate 100% scanning capability. See example below.

Label data requirements:

1D Barcode: Code 93

tem 1: Serial Number (no dash should be placed in the barcode element)

Human readable: Verdana or equivalent 6pt

tem 2: Serial Number



Align Barcode and Text to Center of the Label

2.7.7 Small Card Label Placement

The image below is an example of the label locations for the Small Card form factor.




Figure 51: Small Card Label Placement Example

Note: Labels are not to scale in this drawing.

2.7.8 Large Card Label Placement

The image below is an example of the label locations for the Large Card form factor.

System Vendor **MAC** and Serial Number Label Bracket Factory Label **NIC Vendor** Serial Number Label S/N: MXXXXYYWWXXXXXXCQ Regulatory Label NIC Vendor Serial Number **ECE @ @** Label 133.50 MSIP-REM- XXXXXXXXXXXXX [5.256] Vendor Product Description Vendor Part Number System Vendor Part Number Label **PCIe Edge Fingers** 88.79 [3.496] 103 4.055

Figure 52: Large Card Label Placement Example

Note: Labels are not to scale in this drawing.

2.8 NIC Implementation Examples

Typical OCP NIC 3.0 implementation examples are included in the 3D CAD package. The purpose of these examples is to demonstrate the implementation feasibility. Additional use cases beyond the implementation examples are possible as long they adhere to the OCP NIC 3.0 specification.

Note: For brevity, references to QSFP+, QSFP28 and QSFP56 shall be referred to as QSFP in this document. Similarly, references to SFP+, SFP28 and SFP56 shall be referred to as SFP.

The 3D CAD files may be obtained from: {TBD}

Table 9: NIC Implementation Examples and 3D CAD

Implementation Example	3D CAD File name
Small form factor Single/Dual QSFP ports	TBD TBD
Small form factor Single/Dual SFP ports	TBD TBD
Small form factor Quad SFP ports	TBD TBD
Small form factor Quad 10GBASE-T ports	TBD TBD
Large form factor Single/Dual QSFP ports	TBD TBD
Large form factor Single/Dual SFP ports	TBD TBD
Large form factor Quad SFP ports	TBD TBD
Large form factor Quad 10GBASE-T ports	TBD

2.9 Non-NIC Use Cases

The OCP NIC 3.0 specification is mainly targeted for Network Interface Card applications. It is possible to use the same OCP NIC 3.0 card form-factor, baseboard interface and mechanical design to enable non-NIC use cases. These non-NIC use cases use the same baseboard/OCP NIC 3.0 card interface as defined in Section 3. The non-NIC use cases are not covered in the current revision of the OCP NIC 3.0 specification. Example non-NIC use cases implement various external I/O interfaces and are shown in Table 10.

Table 10: Example Non-NIC Use Cases

Example Use Case	Card External I/O Interface(s)
PCIe Retimer Card	PCle
Accelerator Card	N/A
NVMe Card	N/A
Storage HBA / RAID Card	N/A <mark>/ TBD</mark>

3 Card Edge and Baseboard Connector Interface

3.1 Gold Finger Requirements

The OCP NIC 3.0 cards are compliant to the SFF-TA-1002 specification with respect to the gold fingers and connectors.

Small Size cards fit in the Primary Connector. Primary Connector compliant cards are 76mm x 115mm and may implement the full 168-pins. The Primary Connector cards may optionally implement a subset of gold finger pins if there is a reduced PCle width requirement (such as 1 x8 and below). In this case, the card edge gold finger may implement a 2C design. The overall board thickness is 1.57mm. The gold finger dimensions for the Primary Connector compliant cards are shown below.

Large Size Cards support up to a x32 PCIe implementation and may use both the Primary and Secondary (4C) Connectors. Large Size Cards may implement a reduced PCIe lane count and optionally implement only the Primary Connector 4C+, or 2C OCP bay.

Note: The "B" pins on the connector are associated with the top side of the OCP NIC 3.0 card. The "A" pins on the connector are associated with the bottom side of the OCP NIC 3.0 card.





Figure 53: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)

Figure 54: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)

Rev 0.63









Figure 56: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)



3.1.1 Gold Finger Mating Sequence

Per the SFF-TA-1002 specification, the Primary and Secondary Connectors are protocol agnostic and are optimized for high speed differential pairs. For use in the OCP NIC 3.0 application, some pin locations are used for single ended control nets or power and would benefit from a shorter pin length for staggering. As such, the recommended OCP NIC 3.0 card gold finger staging is shown in Table 11 for a two stage, first-mate, last-break functionality. The host connectors have a single stage mating and do not implement different pin lengths.

The AIC Plug (Free) side refers to the OCP NIC 3.0 card gold fingers; the receptacle (Fixed) side refers to the physical connector on the host platform. This table is based on the SFF-TA-1002 Table A-1 with modifications for OCP NIC 3.0. Refer to the mechanical drawings for pin the first-mate and second-mate lengths.

Note: Pin names in Table 11 are used for first mate/second mate reference only. Full pin definitions are described in Sections 3.3 and 3.4.

Side B Side A Gold Finger Side (Free) Receptacle Gold Finger Side (Free) Receptacle 2nd Mate (Fixed) 2nd Mate 1st Mate (Fixed) 1st Mate NIC_PWR_GOO PERST2# PWRBRK# OCP B3 OCP A3 WAKE# RBT_ARB_IN OCP B4 DATA IN OCP A4 DATA OUT OCP B6 CLK OCP A6 GND OCP B7 SLOT_ID OCP A7 RBT_TX_EN RBT RXD0 RBT TXD0 OCP B9 OCP A10 OCP B10 GND GND OCP B11 REECLKn2 OCP A11 REFCLKn3

Table 11: Contact Mating Positions for the Primary and Secondary Connectors

OCP B12	REFCLKp2		OCP A12	REFCLKp3	
OCP B13	GND		OCP A13	GND	
OCP B14	RBT_CRS_DV		OCP A14	RBT_CLK_IN	
		Mechanic	cal Key		
B1	+12V_EDGE		A1	GND	
B2	+12V_EDGE		A2	GND	
B3	+12V_EDGE		A3	GND	
B4	+12V_EDGE		A4	GND	
B5	+12V_EDGE		A5	GND	
B6	+12V_EDGE		A6	GND	
B7	BIFO#		A7	SMCLK	
B8	BIF1#		A8	SMDAT	
B9	BIF2#		A9	SMRST#	
B10	PERSTO#		A10	PRSNTA#	
B11	+3.3V_EDGE		A11	PERST1#	
B12	PWR_EN		A12	PRSNTB2#	
B13	GND		A13	GND	
B14	REFCLKn0		A14	REFCLKn1	
B15	REFCLKp0		A15	REFCLKp1	
B16	GND		A16	GND	
B17	PETn0		A17	PERn0	
B18	PETp0		A18	PERp0	
B19	GND		A19	GND	
B20	PETn1		A20	PERn1	
B21	PETp1		A21	PERp1	
B22	GND		A22	GND	
B23	PETn2		A23	PERn2	
B24	PETp2		A24	PERp2	
B25	GND		A25	GND	
B26	PETn3		A26	PERn3	
B27	РЕТр3		A27	PERp3	
B28	GND		A28	GND	
		Mechanic			
B29	GND		A29	GND	
B30	PETn4		A30	PERn4	
B31	PETp4		A31	PERp4	
B32	GND		A32	GND	
B33	PETn5		A33	PERn5	
B34	PETp5		A34	PERp5	
B35	GND		A35	GND	
B36	PETn6		A36	PERn6	
B37	PETp6		A37	PERp6	
B38	GND		A38	GND	
B39	PETn7		A39	PERn7	
B40	PETp7		A40	PERp7	
B41	GND		A41	GND	
B42	PRSNTBO#	_	A42	PRSNTB1#	
		Mechanio			
B43	GND	Mediamo	A43	GND	
B44	PETn8		A44	PERn8	
B45	PETp8		A45	PERp8	
B46	GND		A46	GND	
B47	PETn9		A47	PERn9	
B48	PETp9		A48	PERp9	
B49	GND		A49	GND	
B50	PETn10		A50	PERn10	
B51	PETp10		A51	PERp10	
B52	GND		A51 A52	GND	
B53	PETn11		A52	PERn11	
B54	PETp11		A54	PERp11	
B55	GND		A55	GND	
B56	PETn12		A56	PERn12	
B57	PETp12		A57	PERp12	
B57 B58	GND		A57 A58	GND	
B58 B59	PETn13		A58 A59	PERn13	
B60	PETP13		A60	PERp13	
B61	GND		A61	GND	
B62	PETn14		A62	PERn14	
B63	PETp14		A63	PERn14 PERp14	
B64	GND		A64		
		_		GND DEDm15	
B65	PETn15		A65	PERn15	

B66	PETp15		A66	PERp15	
B67	GND		A67	GND	
B68	RFU, N/C		A68	RFU, N/C	
B69	RFU, N/C		A69	RFU, N/C	
B70	PRSNTB3#		A70	RFU, N/C	

3.2 Baseboard Connector Requirements

The OCP NIC 3.0 connectors are compliant to the "4C+" and "4C" connectors as defined in the SFF-TA-1002 specification for a right angle or straddle mount form-factor. The Primary Connector is a 4C+ implementation with 168-pins. The Secondary Connector is a 4C implementation with 140-pins. Both the Primary and Secondary Connectors includes support for up to 32 differential pairs to support a x16 PCIe connection. Each connector also provides 6 pins of +12V_EDGE, and 1 pin of +3.3V_EDGE for power. This implementation is common between both the Primary and Secondary Connectors. In addition, the 4C+ implementation of the Primary Connector has a 28-pin OCP Bay used for management and support for up to a 4 x2 and 4 x4 multi-host configuration on the Primary Connector. The Primary and Secondary Connector drawings are shown below.

All diagram units are in mm unless otherwise noted.


3.2.1 Right Angle Connector

The following offset and height options are available for the right angle Primary and Secondary Connectors.

Table 12: Right Angle Connector Options

Name	Pins	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C+	168 pins	Right Angle	4mm
Secondary Connector – 4C	140 pins	Right Angle	4mm

Figure 57: 168-pin Base Board Primary Connector – Right Angle



(55.3)

Figure 58: 140-pin Base Board Secondary Connector – Right Angle

3.2.2 Right Angle Offset

The OCP NIC 3.0 right angle connectors have a 4.0mm offset from the baseboard (pending SI simulation results). This is shown in Figure 59.

Figure 59: OCP NIC 3.0 Card and Host Offset for Right Angle Connectors

TBD

3.2.3 Straddle Mount Connector

The following offset and height options are available for the straddle mount Primary and Secondary Connectors.

Table 13: Straddle Mount Connector Options

Pins Style and Baseboard Thick

Name	Pins	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C+	168 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Primary Connector – 4C+	168 pins	Straddle Mount for 0.076"	-0.3mm
Primary Connector – 4C+	168 pins	Straddle Mount for 0.093"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.076"	-0.3mm
Secondary Connector – 4C	140 pins	Straddle Mount for 0.093"	Coplanar (0mm)





Figure 60: 168-pin Base Board Primary Connector – Straddle Mount

Figure 61: 140-pin Base Board Secondary Connector – Straddle Mount



3.2.4 Straddle Mount Offset and PCB Thickness Options

The OCP NIC 3.0 straddle mount connectors have four baseboard PCB thicknesses they can accept. The available options are shown in Figure 62. The thicknesses are 0.062'', 0.076'', 0.093'', and 0.105''. These PCBs must be controlled to a thickness of $\pm 10\%$. These are available for both the Primary and Secondary Connector locations. At the time of this writing, the most commonly used part is expected to be the 0.076'' baseboard thickness.

Connector Mating PCB Host PCB **Mating PCB** Connector **Host PCB Thickness Thickness** .062" (1.57mm) Α .076" (1.93mm) В .062" (1.57mm) .093" (2.36mm) C .105" (2.67mm) D

Figure 62: OCP NIC 3.0 Card and Baseboard PCB Thickness Options for Straddle Mount Connectors

The connectors are capable of being used coplanar as shown in Figure 63. Additionally, the connectors are also capable of having a 0.3mm offset from the centerline of the host board as shown in Figure 64.





Figure 63: 0mm Offset (Coplanar) for 0.062" Thick Baseboards

Figure 64: 0.3mm Offset for 0.076" Thick Baseboards



3.2.5 Large Card Connector Locations

In order to the support the large form factor, systems must locate the Primary and Secondary Connectors per the mechanical drawing shown in Figure 65 and Figure 66.

Figure 65: Primary and Secondary Connector Locations for Large Card Support with Right Angle





Figure 66: Primary and Secondary Connector Locations for Large Card Support with Straddle Mount Connectors



3.3 Pin definition

The pin definitions of an OCP NIC 3.0 card with up to a x32 PCIe interface are shown in Table 14 and Table 15. All signal directions are shown from the perspective of the baseboard.

A baseboard system may provide a combination of Primary Connectors only, or Primary and Secondary Connectors to support multiple sizes of OCP NIC 3.0 cards. Both connectors share common functionality with power, SMBus 2.0, x16 PCle and bifurcation control. The Primary Connector 4C+ definition has an additional OCP Bay (pins OCP_A[1:14], OCP_B[1:14]) with additional REFCLKs for supporting up to four PCle hosts, NC-SI over RBT connectivity and a Scan Chain for information exchange between the host and card. The NIC is required to implement the Scan Chain, while the baseboard may choose to

optionally implement it. Depending on the baseboard form-factor, multiple OCP NIC 3.0 compliant cards may be designed into the system.

The pins common to the Primary and Secondary Connectors are shown in Section 3.4. The OCP Bay pins on the Primary Connector only are shown in Section 0.

Cards or systems that do not require the use of a PCle x16 connection may optionally implement a subset electrical connections as applicable to the design. For example, a x8 (or smaller) card using the first 8 PCle lanes that is compliant with the Primary Connector pinout. Refer to Sections 3.1 and 3.2 for mechanical details. For these cases, the Primary Connector matches the 2C dimensions as defined in SFF-TA-1002.

In all cases, the physical baseboard connectors shall support x16 PCIe widths and must be implemented with the Primary (4C+) and Secondary (4C) connectors.

Side B Side A PERST2# OCP_B1 NIC_PWR_GOOD OCP A1 Primary Connector (4C+, x16, 168-pin OCP NIC 3.0 card with OCP Bay) Primary Connector (2C+, x8, 112-pin OCP NIC 3.0 card with OCP bay) OCP B2 PWRBRK# PERST3# OCP A2 OCP B3 LD# WAKE# OCP A3 OCP B4 DATA IN RBT_ARB_IN OCP A4 OCP B5 DATA OUT RBT_ARB_OUT OCP A5 OCP_B6 CLK **GND** OCP A6 OCP_B7 SLOT ID RBT_TX_EN OCP A7 OCP B8 RBT RXD1 RBT TXD1 OCP A8 OCP B9 **RBT RXD0** RBT TXD0 OCP A9 OCP A10 OCP B10 GND GND OCP_B11 REFCLKn2 REFCLKn3 OCP A11 OCP_B12 REFCLKp2 REFCLKp3 OCP A12 GND GND OCP_A13 OCP_B13 OCP B14 RBT CRS DV RBT CLK IN OCP A14 **Mechanical Key** GND В1 Α1 +12V_EDGE В2 **GND** A2 В3 **EDGE** GND Α3 В4 +12V EDGE GND A4 В5 +12V EDGE **GND** A5 В6 +12V EDGE GND Α6 В7 BIFO# **SMCLK** Α7 В8 BIF1# **SMDAT** Α8 BIF2# Α9 В9 SMRST# B10 PRSNTA# A10 PERSTO# B11 +3.3V FDGI PERST1# A11 B12 PWR EN PRSNTB2# A12 B13 A13 GND **GND** B14 A14 REFCLKn0 REFCLKn1 **B15** REFCLKp0 REFCLKp1 A15 **B16** GND GND A16 **B17** PETn0 PERn0 A17 B18 PETp0 PERp0 A18 B19 **GND** GND A19 B20 PETn1 PERn1 A20 B21 A21 PETp1 PERp1

Table 14: Primary Connector Pin Definition (x16) (4C+)

Rev 0.63

B22	GND	GND	A22	
B23	PETn2	PERn2	A23	
B24	PETp2	PERp2	A24	
B25	GND	GND	A25	
B26	PETn3	PERn3	A26	
B27	PETp3	PERp3	A27	
B28	GND	GND	A28	
	Mechan	ical Key		
B29	GND	GND	A29	
B30	PETn4	PERn4	A30	
B31	PETp4	PERp4	A31	
B32	GND	GND	A32	
B33	PETn5	PERn5	A33	
B34	PETp5	PERp5	A34	
B35	GND	GND	A35	
B36	PETn6	PERn6	A36	
B37	PETp6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTB0#	PRSNTB1#	A42	
	Mechan	ical Key		
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	
B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND DET n1 F	GND DEDn1E	A64	
B65 B66	PETn15	PERn15	A65 A66	
B67	PETp15 GND	PERp15 GND	A67	
B67 B68	RFU, N/C	RFU, N/C	A67 A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	
570	FIGHTION!	INI O, IV/C	AIU	l

Table 15: Secondary Connector Pin Definition (x16) (4C)

	rable 15. Seconda	•	(-7	I
D4	Side B	Side A	A 1	
B1	+12V_EDGE	GND GND	A1	Sec
B2	+12V_EDGE		A2	Ön
B3 B4	+12V_EDGE	GND	A3	Secondary Connector (4C, x16, 140-pin OCP NIC 3.0 card)
	+12V_EDGE	GND	A4	.γ C
B5	+12V_EDGE	GND	A5	on .
B6	+12V_EDGE	GND	A6	nec
B7	BIFO#	SMCLK	A7	tor
B8	BIF1#	SMDAT	A8	(4
B9	BIF2#	SMRST#	A9	C, x
B10	PERSTO#	PRSNTA#	A10	16,
B11	+3.3V_EDGE	PERST1#	A11	14
B12	PWR_EN	PRSNTB2#	A12	0-b
B13	GND	GND	A13	<u> </u>
B14	REFCLKn0	REFCLKn1	A14	8
B15	REFCLKp0	REFCLKp1	A15	Z
B16	GND	GND	A16	C
B17	PETn0	PERn0	A17	3.0
B18	PETp0	PERp0	A18	car
B19	GND	GND	A19	<u>ė</u>
B20	PETn1	PERn1	A20	
B21	PETp1	PERp1	A21	
B22	GND	GND	A22	
B23	PETn2	PERn2	A23	
B24	PETp2	PERp2	A24	
B25	GND	GND	A25	
B26	PETn3	PERn3	A26	
B27	PETp3	PERp3	A27	
B28	GND	GND	A28	
	Mecha	nical Key		
B29	GND	GND	A29	
B30	PETn4	PERn4	A30	
B31	PETp4	PERp4	A31	
B32	GND	GND	A32	
B33	PETn5	PERn5	A33	
B34	PETp5	PERp5	A34	
B35	GND	GND	A35	
B36	PETn6	PERn6	A36	
B37	PETp6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTB0#	PRSNTB1#	A42	
	Mecha	nical Key		
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	
B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	

B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	

3.4 Signal Descriptions – Common

The pins shown in this section are common to both the Primary and Secondary Connectors. All pin directions are from the perspective of the baseboard.

The OCP NIC 3.0 card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: Pins that are only used on Primary Connector 28-pin OCP bay are defined in Section 0.

3.4.1 PCle Interface Pins

This section provides the pin assignments for the PCIe interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0. Example connection diagrams for are shown in Figure 80.

Table 16: Pin Descriptions – PCle 1

Signal Name	Pin #	Baseboard Direction	Signal Description
REFCLKn0	B14	Output	PCIe compliant differential reference clock #0, and
REFCLKp0	B15		#1. 100MHz reference clocks are used for the OCP
REFCLKn1	A14	Output	NIC 3.0 card PCIe core logic.
REFCLKp1	A15		
			For baseboards, the REFCLKO and REFCLK1 signals shall be available at the connector. Baseboards should disable REFCLK1 if it is not used by the OCP NIC 3.0 card.
			For OCP NIC 3.0 cards, the required REFCLKs shall be connected per the endpoint datasheet. Unused REFCLKs on the OCP NIC 3.0 card shall be left as a no connect.

Note: For cards that only support 1 x16, REFCLK0 is used. For cards that support 2 x8, REFCLK0 is used for the first eight PCle lanes, and REFCLK1 is used for the second eight PCle lanes. REFCLK0 is always available to all OCP NIC 3.0 cards. The card should not assume REFCLK1 is available until the bifurcation negotiation process is completed. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. PETD0 B18 connected from the baseboard transmitter differential pairs (0:15). These pins are connected from the baseboard transmitter differential pairs to the receiver differential pairs on the OCP NIC 3.0 card. PETD1 B21 connected from the baseboard transmitter differential pairs to the receiver differential pairs on the OCP NIC 3.0 card. The PCle transmit pins shall be AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the Cxx parameter value specified in the PCle Base Specification. PETD4 B31 content of the polyment of the pCle Base Specification. PETD5 B34 content of the pCle Base Specification. PETD6 B36 content of the pCle CEM Specification of the Cx parameter value specified in the PCle Base Specification. PETD7 B40 content of the pCle Base Specification. PETD8 B45 content of the pCle Base Specification. PETD9 B44 content of the pCle Base Specification of the Cx parameter value specified in the PCle Base Specification. PETD9 B44 content of the pCle Base Specification. PETD17 B39 content of the pCle Base Specification. PETD18 B45 content of the pCle Base Specification, Rev 4.0 for details. PETD19 B47 content of the pCle Base Specification, Rev 4.0 for details. PETD11 B53 content of the pCle Base Specification, Rev 4.0 for details.				
Refer to Section 2.1 in the PCIe CEM Specification, Rev 4.0 for electrical details. PETD0 B18 PETD1 B20 Output differential pairs [0:15]. These pins are connected from the baseboard transmitter differential pairs to the receiver differential pairs on the OCP NIC 3.0 card. PETD2 B24 Output DETD3 B26 Output DETD3 B27 DETD4 B31 DETD5 B34 Output DETD5 B34 DETD5 B35 DETD5 B35 DETD5 B35 DETD5 B35 DETD5 B36 DETD5 B37 DETD5 B37 DETD5 B37 DETD5 B38 DETD5 B38 DETD5 DETD5 DETD5 B38 DETD5 DETD5 DETD5 B38 DETD5 DETD5 DETD5 B38 DETD5 DETD5 DETD5 DETD5 B38 DETD5 DETD5 DETD5 DETD5 B38 DETD5 B38 DETD5 B38 DETD5 DE				used. For cards that support 2 x8, REFCLK0 is used for the first eight PCIe lanes, and REFCLK1 is used for the second eight PCIe lanes. REFCLK0 is always available to all OCP NIC 3.0 cards.
PETNO B18 B17 Output Transmitter differential pairs [0:15]. These pins are connected from the baseboard transmitter differential pairs [0:15]. These pins are connected from the baseboard transmitter differential pairs to the receiver differential pairs on the OCP NIC 3.0 card. PETN1 B21				
PETNO B18 Connected from the baseboard transmitter differential pairs [0:15]. These pins are connected from the baseboard transmitter differential pairs to the receiver differential pairs on the OCP NIC 3.0 card. PETN2 B23 Output PETD2 B24 The PCIC transmit pins shall be AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the C _{TX} parameter value specified in the PCIC Base Specification. PETN4 B30 Output PETD4 B31 PETN5 B33 Output PETD5 B34 PETN6 B37 PETN7 B39 Output Shall be connected. PETN6 B37 PETN7 B40 PETN8 B44 Output PETD8 B45 PETN9 B48 PETN9 B48 PETN9 B48 PETN9 B48 PETN9 B48 PETN10 B50 Output PETD10 B51 PETN11 B54 PETN11 B54 PETN12 B56 Output PETD12 B57 PETN13 B60 PETN13 B60 PETN14 B63 PETN15 B66 PETN15 B66 PETN15 B66 PETN15 B66 PETN16 B60 A17 Input Receiver differential pairs [0:15]. These pins are connected from the DCP NIC 3.0 card, the required PET[0:15] is ginals shall be connected per the endpoint datasheet.				
PETPOB18connected from the baseboard transmitterPETn1B20Outputdifferential pairs to the receiver differential pairs on the OCP NIC 3.0 card.PETp1B21the OCP NIC 3.0 card.PETp2B24The PCIe transmit pins shall be AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification.PETp3B27PETn4B30OutputPETp4B31PCIE Base Specification.PETp5B34PCIE Base Specification.PETp6B37POUtputFor baseboards, the PET[0:15] signals are required at the connector.PETn6B36OutputFor OCP NIC 3.0 cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connection, the appropriate PET[0:15] signals shall be connected per the endpoint datasheet.PETn9B44OutputPET[0:15] signals shall be connected per the endpoint datasheet.PETn10B50OutputPET[0:15] signals shall be connected per the endpoint datasheet.PETp10B51OutputPET[0:15] signals shall be connected per the endpoint datasheet.PETp11B54OutputPETp11B54PETn11B53OutputPETp11B54PETp12B56OutputPETp11B60PETp13B60OutputPETp14B63PETp14B63OutputPETp15B66PERn0A17InputReceiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 car	PETn0	B17	Output	
PETn1 B20 Output pet page based on the pet page based on the page based on the page based on the pet page based on the page based on the pet page based on the			'	· · · · · · · · · · · · · · · · · · ·
PETp1 B21 The OCP NIC 3.0 card. PETp2 B24 The OCP NIC 3.0 card. PETp3 B26 Output B27 Value shall be AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. PETp4 B31 PETp5 B34 Output PETp5 B34 PETp5 B36 Output PETp6 B37 PETp7 B40 PETp7 B40 PETp7 B40 PETp8 B45 PETp9 B48 PETp9 B48 PETp9 B48 PETp9 B48 PETp9 B48 PETp10 B51 PETp11 B54 PETp11 B54 PETp11 B54 PETp11 B54 PETp12 B57 Output PETp13 B60 PETp13 B60 PETp14 B63 PETp14 B63 PETp15 B65 Output PETp14 B66 PERp0 A18 PERp0 A18 PERp0 A18 PECPNIC 3.0 card s. the required PET[0:15] signals are required at the connector. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. The PCIe Tansmit pins shall be AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. For baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. For baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. For baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. For baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. For baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. For baseboard with capacitors. The AC coupling capacitor value shall use the C _{Tx} parameter value specified in the PCIe Base Specification. For baseboard with capacitors. For baseboard with capacitors. For OCP NIC 3.0 cards, the required PET[0:15] signals sate required at the connected to the endpoint silicon. For Silicon that uses less than a x16 connected to t			Output	
PETn2 B24 Output PETp3 B26 Output baseboard with capacitors. The AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the C _{TX} parameter value specified in the PCIe Base Specification. PETp4 B31 PETp5 B33 Output PETp5 B34 PETp6 B37 PETn6 B36 Output PETp6 B37 PETn7 B39 Output PETp7 B40 PETp8 B45 PETp9 B48 PETp9 B48 PETp9 B48 PETp9 B48 PETp10 B51 PETp11 B53 Output PETp11 B54 PETp11 B54 PETp11 B54 PETp11 B56 Output PETp11 B56 Output PETp11 B56 Output PETp13 B60 PETn14 B62 Output PETp14 B63 PETn15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 cards the required PET[0:15] signals are required at the connector. The PCIe transmit pins shall be AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the C _{TX} parameter value specified in the PCIe Base Specification. The PCIe transmit pins shall be AC coupled on the baseboard with capacitors. The AC coupling capacitor value shall use the C _{TX} parameter value specified in the PCIe Base Specification. The PCIe Base Specification. PET or Daseboard with capacitors. The AC coupling capacitor value shall use the C _{TX} parameter value specified in the PCIe Base Specification. The PCIe Base Specification. PET or Daseboard with capacitors. The AC coupling capacitor value shall use the C _{TX} parameter value specified in the PCIe Base Specification. The PCIe Base Specification. PET or Daseboards, the PET[0:15] signals are required at the connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than a x16 connected to the endpoint shall uses less than				· ·
PETn3 B26 Output PETp3 B27 Output PETp4 B30 Output PETp4 B31 Output PETp5 B34 Output PETp6 B37 Output PETp6 B37 Output PETp7 B40 Output PETp7 B40 Output PETp7 B40 Output PETp8 B44 Output PETp8 B45 Output PETp9 B48 PETn10 B50 Output PETp10 B51 PETn11 B53 Output PETp11 B54 PETn12 B57 PETn12 B57 PETn13 B60 PETn14 B63 PETn15 B66 PERn0 A17 Input PERp0 A18 Output PETp15 B66 PERn0 A17 Input PERp0 A18 PERp0 A18 PERp0 A18 PERp0 A18 PETp0 A18 PERp0 PETp3 A PERp0 A18 PETp0 A18 PERp0 A18 PETp0 A18 PETp0 A18 PERp0 PERp0 A18 PETp15 B66 PERp0 A18 PETp15 B66 PERp0 A18 PETp15 B66 PERp0 A18 PETp15 B66 PERp15 PETp15 B66 PERp16 PETp16 PETp17 PETp18 PETp19 P	PETn2	B23	Output	
PETN3B26 PETp3Output B27baseboard with capacitors. The AC coupling capacitor value shall use the C _{TX} parameter value specified in the PCle Base Specification.PETn4B31the PCle Base Specification.PETn5B33Output PETp5For baseboards, the PET[0:15] signals are required at the connector.PETn6B36Output PETp6For OCP NIC 3.0 cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connection, the appropriate PET[0:15] signals shall be connected per the endpoint datasheet.PETn9B44Output PETp9PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connection, the appropriate PET[0:15] signals shall be connected per the endpoint datasheet.PETn9B47Output PETp9Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details.PETn11B53OutputPETn12B56OutputPETp13B60PETn14B62OutputPETp13B60OutputPETp14B63OutputPETp15B66PERn0A17InputReceiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	PETp2	B24		The PCIe transmit pins shall be AC coupled on the
PETN4 B31 Output PETN5 B33 Output PETN6 B36 Output PETN6 B36 Output PETN7 B39 Output PETN7 B40 Output PETN8 B44 Output PETN8 B45 Output PETN9 B48 PETN10 B50 Output PETP10 B51 PETN11 B53 Output PETN11 B53 Output PETN12 B56 Output PETN12 B56 Output PETN13 B59 Output PETN14 B62 Output PETN14 B63 PETN15 B66 PERN0 A17 Input PERN0 A18 Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 cards, the PET[0:15] signals are required at the connector. For baseboards, the PET[0:15] signals are required at the connector. For baseboards, the PET[0:15] signals are required at the connector. For OCP NIC 3.0 cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connected per the endpoint datasheet. PET[0:15] signals shall be connected per the endpoint datasheet. Refer to Section 6.1 in the PCIe CEM Specification, Rev 4.0 for details.		B26	Output	, , , ,
PETP4 B31 PETN5 B33 Output PETP5 B34 PETN6 B36 Output PETP6 B37 PETN7 B39 Output PETP7 B40 PETN8 B44 Output PETP8 B45 PETN9 B47 Output PETP9 B48 PETN9 B48 Refer to Section 6.1 in the PCIe CEM Specification, PETP10 B51 PETN1 B53 Output PETP11 B54 PETN12 B56 Output PETP12 B57 PETN13 B59 Output PETP13 B60 PETN14 B63 PETN15 B66 PERN0 A17 Input PERP0 A18 PETRO PETRO PETRO PETRO PERRO A18 PETRO PETRO PETRO PERRO A18 PETRO PETRO PETRO PETRO PETRO A18 PETRO PETRO PETRO PETRO A18 PETRO PETRO PETRO PETRO A18 PECONDECTED PETRO PETRO A18 PECONDECTED PETRO PERRO A18 PECONDECTED PETRO PETRO PETRO A18 PECONDECTED PETRO PE	PETp3	B27		value shall use the C_{TX} parameter value specified in
PETN5 PETN6 PETN6 PETN6 PETN6 PETN7 PETN7 PETN7 PETN8 PETN8 PETN8 PETN8 PETN9 PETN9 PETN9 PETN9 PETN10 PETP10 B50 Output PETP10 B51 PETN11 PETN11 PETN11 PETN11 PETN12 PETN12 PETN12 PETN13 PETN13 PETN13 PETN14 PETN14 PETN14 PETN15 PETN15 PETN15 PETN16 PETN17 PETN17 PETN17 PETN18 PETN18 PETN18 PETN19 PETN19 PETN19 PETN11 PET	PETn4	B30	Output	the PCIe Base Specification.
PETDS B34 the connector. PETN6 B36 Output PETD6 B37 For OCP NIC 3.0 cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connected per the endpoint datasheet. PETN8 B44 Output PETD8 B45 PETN9 B48 PETD9 B48 PETD9 B48 PETD10 B51 PETN10 B53 Output PETD10 B51 PETN11 B54 PETN11 B54 PETN12 B56 Output PETD12 B57 PETN13 B59 Output PETD12 B57 PETN13 B60 PETN14 B63 PETN15 B66 PERN0 A17 Input PERD0 A18 PERD0 A18 PERD0 A18 PECONNECTED PETD RECEIVED A18 PERD0 A18 PECONNECTED PETD RECEIVED A18 PECONNECTED RECEIVED A18 PECONNECTED RECEIVED A18 PECONNECTED RECEIVED A18 PETD RE	PETp4	B31		
PETN6 PETN6 PETN7 PETN7 PETN7 PETN7 B40 PETN8 PETN8 PETN8 PETN8 PETN9 PETN9 PETN9 PETN9 PETN10 PETN10 PETN10 PETN11 PETN	PETn5	B33	Output	
PETp6 B37 Output PETp7 B39 Output PETp8 B40 PETn8 PETn8 B44 Output PETp8 B45 PETn9 B48 PETn9 B48 PETn9 B48 PETn10 B51 PETn11 B54 PETn11 B54 PETn12 B56 Output PETn12 B56 Output PETn13 B59 Output PETp14 B63 PETn14 B63 PETn15 B66 PERn0 A18 PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	PETp5	B34		the connector.
PETN7 PETN7 PETN7 PETN7 B39 Output PETN8 B44 Output PETN8 B45 PETN9 PETN9 B48 PETN9 PETN9 B48 PETN10 PETN10 PETN10 PETN11 B53 PETN11 B54 PETN11 B54 PETN12 PETN12 B56 PETN12 PETN12 B57 PETN13 B59 PETN13 B60 PETN14 PETN14 B63 PETN14 PETN15 B66 PERN0 A17 PERN0 A18 PERN0 A18 PETN15 B66 PERN0 A18 PETN17 B39 Output Shall be connected to the endpoint silicon. For silicon that uses less than a x16 connection, the appropriate PET[0:15] signals shall be connected per the endpoint datasheet. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. PETN11 B53 Output PETN12 B56 Output PETN13 B60 PETN14 B62 Output PETN15 B66 PERN0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Output	5 - OCD NIC 2 0 1 - 1
PETD7 B40 Utput PETD8 B44 Output PETD8 B45 Output PETD9 B48 PETD10 B51 Output PETD11 B54 PETD12 B56 Output PETD12 B57 PETD12 B57 PETD13 B60 PETD13 B60 PETD14 B63 PETD15 B66 PERD0 A18 PERD0 A18 Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	· · · · · · · · · · · · · · · · · · ·	+		· · · · · · · · · · · · · · · · · · ·
PETN8 PETN8 PETN9 B45 PETN9 B47 PETP9 B48 PETP0 B48 PETN10 PETN10 PETN10 PETN11 PETN11 PETN11 PETN11 PETN11 PETN12 PETN12 PETN12 PETN12 PETN13 PETN13 PETN13 PETN14 PETN14 PETN14 PETN15 PETN15 PETN15 PETN15 PETN15 PETN15 PETN16 PERN0 A17 Input Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. PET(0:15) signals shall be connected per the endpoint datasheet. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details.			Output	·
PETp8 B45 Output PETn9 B47 Output PETp9 B48 Refer to Section 6.1 in the PCIe CEM Specification, PETn10 B50 Output PETp10 B51 Rev 4.0 for details. PETn11 B53 Output PETp11 B54 Output PETp12 B56 Output PETp13 B60 Output PETp14 B63 Output PETp15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	•			
PETn9 B47 Output PETn9 B48 Output PETn10 B50 Output PETp10 B51 Refer to Section 6.1 in the PCIe CEM Specification, Rev 4.0 for details. PETp10 B51 Rev 4.0 for details. PETp11 B53 Output PETp12 B56 Output PETp12 B57 Output PETp13 B60 Output PETp14 B63 Output PETp15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Output	
PETp9 B48 PETn10 PETp10 B50 Output PETp10 B51 PETn11 B53 PETp11 B54 PETn12 PETp12 B57 PETn13 PETp13 B60 PETp13 PETp14 B63 PETp14 B63 PETp15 B66 PERn0 A17 PERp0 A18 Refer to Section 6.1 in the PCIe CEM Specification, Rev 4.0 for details.		+	<u> </u>	datasticet.
PETn10 B50 Output PETp10 B51 Rev 4.0 for details. PETn11 B53 Output PETp11 B54 Output PETn12 B56 Output PETp12 B57 Output PETn13 B59 Output PETp13 B60 Output PETp14 B63 Output PETp15 B65 Output PETp15 B66 Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Output	Refer to Section 6.1 in the PCIe CFM Specification
PETN10 B50 Output PETp10 B51 PETn11 PETn11 B53 Output PETp11 B54 Output PETn12 B56 Output PETp13 B59 Output PETp13 B60 Output PETp14 B63 PETp14 PETp15 B65 Output PETp15 B66 PERn0 PERp0 A18 Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter				•
PETn11 B53 Output PETp11 B54 Output PETn12 B56 Output PETp12 B57 Output PETn13 B59 Output PETp13 B60 Output PETp14 B63 PETp14 PETp15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Output	
PETp11 B54 PETn12 B56 Output PETp12 B57 Output PETn13 B59 Output PETp13 B60 Output PETn14 B62 Output PETp14 B63 Output PETp15 B66 PERp0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	· · · · · · · · · · · · · · · · · · ·		O · · t··········t	_
PETn12 B56 Output PETp12 B57 PETn13 PETn13 B59 Output PETp13 B60 Output PETn14 B62 Output PETp14 B63 Output PETp15 B66 PERp0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Output	
PETp12 B57 PETn13 B59 Output PETp13 B60 Output PETn14 B62 Output PETp14 B63 Output PETp15 B66 Output PERp15 B66 Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Output	
PETn13 B59 Output PETp13 B60 Output PETn14 B62 Output PETp14 B63 Output PETn15 B65 Output PETp15 B66 PERn0 PERp0 A17 Input Input Connected from the OCP NIC 3.0 card transmitter			Output	
PETp13 B60 PETn14 B62 Output PETp14 B63 Output PETn15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	· · · · · · · · · · · · · · · · · · ·		Output	
PETn14 B62 Output PETp14 B63 PETn15 B65 Output PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Catpat	
PETp14 B63 PETn15 B65 Output PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	· ·	+	Qutnut	
PETn15 B65 Output PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			Carpar	
PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter	· ·		Output	
PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the OCP NIC 3.0 card transmitter			1	
PERp0 A18 connected from the OCP NIC 3.0 card transmitter	•		Input	Receiver differential pairs [0:15]. These pins are
- · · - · · · · · · · · · · · · · · · ·				· · · · · · · · · · · · · · · · · · ·
	-		Input	

DED:::1	A 2.1	1	differential pains to the mostive wiffer which as the control of t
PERp1	A21	1	differential pairs to the receiver differential pairs on
PERn2	A23	Input	the baseboard.
PERp2	A24		
PERn3	A26	Input	The PCIe receive pins shall be AC coupled on the OCP
PERp3	A27		NIC 3.0 card with capacitors. The AC coupling
PERn4	A30	Input	capacitor value shall use the C _{TX} parameter value
PERp4	A31		specified in the PCIe Base Specification .
PERn5	A33	Input	
PERp5	A34		For baseboards, the PER[0:15] signals are required at
PERn6	A36	Input	the connector.
PERp6	A37		
PERn7	A39	Input	For OCP NIC 3.0 cards, the required PER[0:15] signals
PERp7	A40	Impac	shall be connected to the endpoint silicon. For silicon
PERn8	A44	Input	that uses less than a x16 connection, the appropriate
PERp8	A44 A45	Input	PER[0:15] signals shall be connected per the endpoint
		la a cot	datasheet.
PERn9	A47	Input	
PERp9	A48		Refer to Section 6.1 in the PCIe CEM Specification,
PERn10	A50	Input	Rev 4.0 for details.
PERp10	A51		Nev 4.0 for details.
PERn11	A53	Input	
PERp11	A54		
PERn12	A56	Input	
PERp12	A57		
PERn13	A59	Input	
PERp13	A60		
PERn14	A62	Input	1
PERp14	A63		
PERn15	A65	Input	1
PERp15	A66	'	
PERSTO#	B10	Output	PCIe Reset #0, #1. Active low.
PERST1#	A11	Catput	Total Nesset may man hearte form
	, , , , ,		When PERSTn# is deasserted, the signal shall indicate
			the applied power is within tolerance and stable for
			the OCP NIC 3.0 card.
			the oci Mic 3.0 card.
			PERST# shall be deasserted at least 100ms after the
			power rails are within the operating limits per the
			PCIe CEM Specification. The PCIe REFCLKs shall also
			become stable within this period of time.
			DEDCT I III II III II II II II II II II II I
			PERST shall be pulled high to +3.3V_EDGE on the
			baseboard.
			For OCP NIC 3.0, PERST deassertion shall also indicate
			the full card power envelope is available to the OCP
			NIC 3.0 card.
	1		

For baseboards, the PERST[0:1]# signals are required at the connector.
For OCP NIC 3.0 cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon. Unused PERST[0:1]# signals shall be left as a no connect.
Note: For cards that only support 1 x16, PERSTO# is used. For cards that support 2 x8, PERSTO# is used for the first eight PCIe lanes, and PERST1# is used for the second eight PCIe lanes.
PERSTO# is always available to all OCP NIC 3.0 cards. The card should not assume PERST1# is available until the bifurcation negotiation process is completed.
Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.

3.4.2 PCIe Present and Bifurcation Control Pins

This section provides the pin assignments for the PCIe present and bifurcation control signals. The AC/DC specifications are defined in Section 3.12. An example connection diagram is shown in Figure 67.

The PRSNTA#/PRSNTB[0:3]# state shall be used to determine if a card has been physically plugged in. The BIF[0:2]# pins shall be latched before PWR_EN assertion to ensure the correct values are detected by the system. Changing the pin states after this timing window is not allowed. Refer to the AC timing diagram in Section 3.12 for details.

Table 17: Pin Descriptions – PCle Present and Bifurcation Control Pins

Signal Name	Pin #	Baseboard Direction	Signal Description
PRSNTA#	A10	Output	Present A is used for OCP NIC 3.0 card presence and PCIe capabilities detection.
			For baseboards, this pin shall be directly connected to GND.
			For OCP NIC 3.0 cards, this pin shall be directly connected to the PRSNTB[3:0]# pins.
PRSNTB0#	B42	Input	Present B [0:3]# are used for OCP NIC 3.0 card
PRSNTB1#	A42		presence and PCIe capabilities detection.
PRSNTB2#	A12		
PRSNTB3#	B70		For baseboards, these pins shall be connected to the
			I/O hub and pulled up to +3.3V_EDGE using 1kOhm resistors.

		ı	
			For OCP NIC 3.0 cards, these pins shall be strapped to PRSNTA# per the encoding definitions described in Section 3.6. Note: PRSNTB3# is located at the bottom of the 4C connector and is only applicable for OCP NIC 3.0 cards with a PCle width of x16 (or greater). OCP NIC 3.0 cards that implement a 2C card edge do not use the PRSNTB3# pin for capabilities or present detection.
BIFO# BIF1# BIF2#	B7 B8 B9	Output	Bifurcation [0:2]# pins allow the baseboard to force configure the OCP NIC 3.0 card bifurcation. For baseboards, these pins shall be outputs driven from the baseboard I/O hub and allow the system to force configure the OCP NIC 3.0 card bifurcation. The baseboard may optionally tie the BIF[0:2]# signals to +3.3V_EDGE or to ground per the definitions are described in Section 3.6 if no dynamic bifurcation configuration is required.
			For OCP NIC 3.0 cards, these signals shall connect to the endpoint bifurcation pins if it is supported. Note: the required combinatorial logic output for endpoint bifurcation is dependent on the specific silicon and is not defined in this specification.




Figure 67: PCIe Present and Bifurcation Control Pins

3.4.3 SMBus Interface Pins

This section provides the pin assignments for the SMBus interface signals. The AC/DC specifications are defined in the SMBus 2.0 and I²C bus specifications. An example connection diagram is shown in Figure 68.

Cianal Nama	D: #	Dooobooud	Circal Description
Signal Name	Pin #	Baseboard Direction	Signal Description
SMCLK	A7	Output, OD	SMBus clock. Open drain, pulled up to +3.3V_EDGE on the baseboard.
			For baseboards, the SMCLK from the platform SMBus master shall be connected to the connector.
			For OCP NIC 3.0 cards, the SMCLK from the endpoint silicon shall be connected to the card edge gold fingers.
SMDAT	A8	Input / Output, OD	SMBus Data. Open drain, pulled up to +3.3V_EDGE on the baseboard.
			For baseboards, the SMDAT from the platform SMBus master shall be connected to the connector.

Table 18: Pin Descriptions – SMBus

			For OCP NIC 3.0 cards, the SMDAT from the endpoint silicon shall be connected to the card edge gold fingers.
SMRST#	A9	Output, OD	SMBus reset. Open drain. For baseboards, this pin shall be pulled up to +3.3V_EDGE. The SMRST pin may be used to reset optional downstream SMBus devices (such as temperature sensors). The SMRST# implementation shall be mandatory for baseboard implementations. For OCP NIC 3.0 cards, SMRST# is optional and is dependent on the OCP NIC 3.0 card implementation. The SMRST# signal shall be left as a no connect if it is not used on the OCP NIC 3.0 card.

Baseboard +3.3V (board) FRU EEPROM +3.3V_EDGE Primary/Secondary Connector Boundary SMCLK SMCLK I2C Isolator SMDAT SMDAT **Network Controller** SMCLK SMDAT +3.3V_EDGE +3.3V (board) Isolator To SMB us devices with RST* SMRST* pin (e.g. I/O Expander)

Figure 68: Example SMBus Connections

3.4.4 Power Supply Pins

This section provides the pin assignments for the power supply interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and amended in Section 3.10. An example connection diagram is shown in Figure 69.

Table 19: Pin Descriptions – Power

Signal Name	Pin #	Baseboard Direction	Signal Description
GND	Various	GND	Ground return; a total of 46 ground pins are on the main 140-pin connector area. Refer to Section 3.3 for details.
+12V_EDGE	B1, B2, B3, B4, B5, B6	Power	+12V main or +12V aux power; total of 6 pins per connector. The +12V_EDGE pins shall be rated to 1.1A per pin with a maximum derated power delivery of 80W.
			The +12V_EDGE power pins shall be within the rail tolerances as defined in Section 3.10 when the PWR_EN pin is driven high by the baseboard.
+3.3V_EDGE	B11	Power	+3.3V main or +3.3V aux power; total of 1 pin per connector. The +3.3V_EDGE pin shall be rated to 1.1A for a maximum derated power delivery of 3.63W. The +3.3V_EDGE power pin shall be within the rail tolerances as defined in Section 3.10 when the PWR_EN pin is driven high by the baseboard.
PWR_EN	B12	Output	Power enable. Active high. This signal shall be pulled down to GND through a 10kOhm resistor on the baseboard. This ensures the OCP NIC 3.0 card power is disabled until instructed to turn on by the baseboard. When low, the OCP NIC 3.0 card supplies shall be disabled. When high, the OCP NIC 3.0 card supplies shall be enabled.




Figure 69: Example Power Supply Topology

3.4.5 Miscellaneous Pins

This section provides the pin assignments for the miscellaneous interface signals.

Signal Name
Pin #
Baseboard
Direction

RFU, N/C

B68,
B69,
A68,
A69,
A70

Signal Description
Reserved future use pins. These pins shall be left as no connect.

Table 20: Pin Descriptions – Miscellaneous 1

3.5 Signal Descriptions – OCP Bay (Primary Connector)

The following section describes the functions in the Primary Connector 28-pin OCP bay. This 28-pin bay is shown in Section 3.3 and have pin numbers designated as OCP_B[1:14], and OCP_A[1:14]. All pin directions on this OCP bay are from the perspective of the baseboard.

The OCP NIC 3.0 card shall implement protection methods to prevent leakage paths between the V_{aux} and V_{main} power domains in the event that a NIC is powered down in a powered up baseboard.

Note: The pins that are common to both the Primary and Secondary Connectors are defined in Section 3.4.

3.5.1 PCIe Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the PCIe interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in the PCIe CEM Specification. An example connection diagram that shows REFCLK2, REFCLK3, PERST2# and PERST3# is shown in Section 3.7.

Table 21: Pin Descriptions – PCle 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn2	OCP_B11	Output	PCIe compliant differential reference clock #2, and
REFCLKp2	OCP_B12		#3. 100MHz reference clocks are used for the OCP
REFCLKn3	OCP_A11	Output	NIC 3.0 card PCIe core logic.
REFCLKp3	OCP_A12		
			For baseboards, the REFCLK2 and REFCLK3 signals
			are required at the Primary Connector. Baseboards
			may disable REFCLK2 and REFCLK3 if they are not
			used by the OCP NIC 3.0 card.
			For OCP NIC 3.0 cards, the required REFCLKs shall be
			connected per the endpoint datasheet. Unused
			REFCLKs on the OCP NIC 3.0 card shall be left as a no
			connect.
			Note: REFCLK2 and REFCLK3 are only used for cards
			that only support a four link PCIe bifurcation mode.
			The card should not assume REFCLK2 and REFCLK3
			are available until the bifurcation negotiation
			process is completed.
			Refer to Section 2.1 in the PCIe CEM Specification,
			Rev 4.0 for details.
PERST2#	OCP_A1	Output	PCIe Reset #2, #3. Active low.
PERST3#	OCP_A2		
			When PERSTn# is deasserted, the signal shall
			indicate the applied power is within tolerance and
			stable for the OCP NIC 3.0 card.

			PERST# shall be deasserted at least 100ms after the power rails are within the operating limits per the PCIe CEM Specification. The PCIe REFCLKs shall also become stable within this period of time.
			PERST shall be pulled high to +3.3V_EDGE on the baseboard.
			For OCP NIC 3.0, PERST deassertion shall also indicate the full card power envelope is available to the OCP NIC 3.0 card.
			For baseboards, the PERST[2:3]# signals are required at the connector.
			For OCP NIC 3.0 cards, the required PERST[2:3]# signals shall be connected to the endpoint silicon. Unused PERST[2:3]# signals shall be left as a no connect.
			Note: PERST2# and PERST3# are only used for cards that support a four link PCIe bifurcation mode.
			The card should not assume PERST2# and PERST3# are available until the bifurcation negotiation process is completed.
			Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.
WAKE#	OCP_A3	Input, OD	WAKE#. Open drain. Active low.
			This signal shall be driven by the OCP NIC 3.0 card to notify the baseboard to restore PCIe link. For OCP NIC 3.0 cards that support multiple WAKE# signals, their respective WAKE# pins may be tied together as the signal is open-drain to form a wired-OR.
			For baseboards, this signal shall be pulled up to +3.3V_EDGE on the baseboard with a 10kOhm resistor. This signals shall be connected to the system WAKE# signal.
			For OCP NIC 3.0 cards, this signal shall be directly connected to the endpoint silicon WAKE# pin(s). This pin shall be left as a no connect if WAKE# is not supported by the silicon.
L	I	ı	1

Refer to Section 2.3 in the PCIe CEM Specification,
Rev 4.0 for details.

3.5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the NC-SI over RBT interface signals on the Primary Connector OCP bay. The AC/DC specifications for NC-SI over RBT are defined in the DMTF DSP0222 NC-SI specification. An example connection diagram is shown in Figure 70.

Table 22: Pin Descriptions – NC-SI Over RBT

Signal Name	Pin#	Baseboard Direction	Signal Description
RBT_REF_CLK	OCP_A14	Output	Reference clock input. Synchronous clock reference for receive, transmit and control interface. The clock shall have a typical frequency of 50MHz. For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the Primary Connector OCP bay. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor. For OCP NIC 3.0 cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is
RBT_CRS_DV	OCP_B14	Input	not supported. Carrier sense/receive data valid. This signal is used to indicate to the baseboard that the carrier sense/receive data is valid. For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor. For OCP NIC 3.0 cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.
RBT_RXD0 RBT_RXD1	OCP_B9 OCP_B8	Input	Receive data. Data signals from the network controller to the BMC.

			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to +3.3V_EDGE on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to +3.3V_EDGE through a 100kOhm pull-up. For OCP NIC 3.0 cards, this pin shall be connected between the gold finger and the RBT_RXD[0:1] pins on endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.
RBT_TX_EN	OCP_A7	Output	Transmit enable.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor to ground on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down.
			For OCP NIC 3.0 cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.
RBT_TXD0 RBT_TXD1	OCP_A9 OCP_A8	Output	Transmit data. Data signals from the BMC to the network controller.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to +3.3V_EDGE on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to +3.3V_EDGE through a 100kOhm pull-up.
			For OCP NIC 3.0 cards, this pin shall be connected between the gold finger to the RBT_TXD[0:1] pins on the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.
RBT_ARB_OUT	OCP_A5	Output	NC-SI hardware arbitration output. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_IN signal of an adjacent device in the hardware arbitration ring.

			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_OUT to the RBT_ARB_IN pin of the next NC-SI over RBT capable device in the ring, or back to the RBT_ARB_IN pin of the source device if there is a single device on the ring. For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_IN pin to allow a complete hardware arbitration ring on the OCP NIC 3.0 card. For OCP NIC 3.0 cards, this pin shall be connected from the gold finger to the RBT_ARB_IN pin on the
			endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_IN pin if NC-SI is not supported. This allows the hardware arbitration signals to pass through in a multi-Primary Connector baseboard.
RBT_ARB_IN	OCP_A4	Input	NC-SI hardware arbitration input. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_OUT signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_IN to the RBT_ARB_OUT pin of the next NC-SI over RBT capable device in the ring, or back to the RBT_ARB_OUT pin of the source device if there is a single device on the ring.
			For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_OUT pin to allow a complete hardware arbitration ring on the OCP NIC 3.0 card.
			For OCP NIC 3.0 cards, this pin shall be connected between the gold finger to the RBT_ARB_OUT pin on the endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_OUT pin if NC-SI is not supported. This allows the hardware

			arbitration signals to pass through in a multi-Primary Connector baseboard.
SLOT_ID	OCP_B7	Output	NC-SI Address pin. This pin shall only be used if the end point silicon supports package identification.
			For baseboards, this pin shall be used to set the slot ID value. This pin shall be directly to GND for SlotID = 0. This pin shall be pulled up to +3.3V_EDGE for SlotID = 1.
			For OCP NIC 3.0 cards, this pin shall be connected to the endpoint device GPIO associated with the Package ID[1] field. Refer to Section 4.8.1 and the device datasheet for details.
			For OCP NIC 3.0 cards with multiple endpoint devices, the SLOT_ID pin may be used to configure a different Package ID value so long as the resulting combination does not cause addressing interferences.
			For endpoint devices without NC-SI over RBT support, this pin shall be left as a no connect on the OCP NIC 3.0 card.

50MHz 1:2 Network Silicon #0 Baseboard Network Silicon #1 Clock Buffer Management Optional Controller Optional CLK_IN CRS_DV CLK_IN CRS_DV RXD[0:1] RXD[0:1] RXD[0:1] TX_EN TXD[0:1] TX_EN TX EN Primary Connector TXD[0:1] TXD[0:1] ARB_OUT ARB_IN ARB_OUT ARB_IN ARB OUT PACKAGE_ID[0] = **0b0**PACKAGE_ID[1] = SLOT_ID
PACKAGE_ID[2] = 0b0 PACKAGE_ID[0] = **0b1**PACKAGE_ID[1] = SLOT_ID
PACKAGE_ID[2] = 0b0 SLOT_ID ARB_IN

Figure 70: NC-SI Over RBT Connection Example – Single Primary Connector




Figure 71: NC-SI Over RBT Connection Example – Dual Primary Connector

Note 1: For baseboard designs with a single Primary Connector, connect ARB_IN to ARB_OUT to complete the NC-SI hardware arbitration ring. For designs with multiple Primary Connectors, connect ARB_IN and ARB_OUT to an analog mux to complete the NC-SI arbitration ring based on the number of cards installed in the system. An example dual Primary Connector implementation is shown in Figure 71.

Note 2: For OCP NIC 3.0 cards with two discrete endpoint silicon, the Package ID[0] bit shall be statically set based on its silicon instance. For example, the figure above shows Network Silicon #0 and Network Silicon #1. Network Silicon #0 has Package ID[0] = 0b0, Network Silicon #1 has Package ID[0] = 0b1.

3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)


This section provides the pin assignments for the Scan Bus interface signals on the Primary Connector OCP Bay. An example timing diagram is shown in Figure 72. An example connection diagram is shown in Figure 73.

Table 23: Pin Descriptions – Scan Chain

Signal Name	Pin #	Baseboard Direction	Signal Description
CLK	OCP_B6	Output	Scan clock. The CLK is an output pin from the baseboard to the OCP NIC 3.0 card. The CLK may run up to 12.5MHz.
			For baseboard implementations, the CLK pin shall be connected to the Primary Connector. The CLK pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the CLK pin shall be connected to Shift Registers 0 & 1, and optionally connected to Shift Registers 2 & 3 (if implemented) as defined in the text and Figure 73, below. The CLK pin shall be pulled up to +3.3V_EDGE through a 1kOhm resistor.
DATA_OUT	OCP_B5	Output	Scan clock data output from the baseboard to the OCP NIC 3.0 card. This bit stream is used to shift in NIC configuration data.
			For baseboard implementations, the DATA_OUT pin shall be connected to the Primary Connector. The DATA_OUT pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the DATA_OUT pin may be left floating if it is not used for OCP NIC 3.0 card configuration. The DATA_OUT pin shall be pulled up to +3.3V_EDGE through a 1kOhm resistor.
DATA_IN	OCP_B4	Input	Scan clock data input to the baseboard. This bit stream is used to shift out NIC status bits.
			For baseboard implementations, the DATA_IN pin shall be pulled up to +3.3V_EDGE through a 10kOhm resistor to prevent the input signal from floating if a card is not installed. This pin may be left as a no connect if the scan chain is not used.

			For NIC implementations, the DATA_IN scan chain is required. The DATA_IN pin shall be connected to Shift Registers 0 & 1, as defined in the text and Figure 73.
LD#	OCP_B3	Output	Scan clock shift register load. Used to latch configuration data on the OCP NIC 3.0 card.
			For baseboard implementations, the LD# pin shall be pulled up to +3.3V_EDGE through a 1kOhm resistor if the scan chain is not used to prevent the OCP NIC 3.0 card from erroneous data latching.
			For NIC implementations, the LD# pin implementation is required. The LD# pin shall be connected to Shift Registers 0 & 1 as defined in the text and Figure 73. The LD# pin shall be pulled up to +3.3V_EDGE through a 1kOhm resistor.

Figure 72: Example Scan Chain Timing Diagram



The scan chain provides side band status indication between the OCP NIC 3.0 card and the baseboard. The scan chain bit definition is defined in the two tables below. The scan chain data stream is 32-bits in length for both the DATA_OUT and the DATA_IN streams. The scan chain implementation is optional on the host, but is mandatory on all OCP NIC 3.0 cards. The scan chain components operates on the +3.3V EDGE power domain.

The DATA_OUT bus is an output from the host. The DATA_OUT bus provides initial configuration options to the OCP NIC 3.0 card. At the time of this writing, the default implementation does not use the DATA_OUT stream and is not implemented on the NIC. However, all baseboard systems that implement the Scan Chain shall connect DATA_OUT between the platform and the Primary Connector for future-proofing NIC implementations and subsequent revisions of this specification.

Table 24: Pin Descriptions – Scan Chain DATA_OUT Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.[07]	RSVD	0b000000	Reserved. Byte 0 value is 0h00.
1.[07]	RSVD	0h00	Reserved. Byte 1 value is 0h00.
2.[07]	RSVD	0h00	Reserved. Byte 2 value is 0h00.
3.[07]	RSVD	0h00	Reserved. Byte 3 value is 0h00.

The DATA_IN bus is an input to the host and provides NIC status indication. The default implementation is completed with two 8-bit 74LV165 parallel in to serial out shift registers in a cascaded implementation. Up to four shift registers may be implemented to provide additional NIC status indication to the host platform.

DATA_IN shift registers 0 & 1 shall be mandatory for scan chain implementations. DATA_IN shift registers 2 & 3 are optional depending on the card type and fields being reported to the host. DATA_IN shift register 2 may be used to indicate future definitions of the scan chain bit stream. DATA_IN shift registers 3 (in conjunction with shift register 2) are required for reporting link/activity indication on card implementations with 5-8 ports.

The host should read the DATA_IN bus multiple times to qualify the incoming data stream. The number of data qualification reads is dependent on the baseboard implementation.

A 1kOhm pull up resistor shall be implemented on the NIC to the SER input of the last shift register on the DATA_IN scan chain to maintain a default bit value of 0b1 for unused bits for implementations using less than four shift registers.

Table 25: Pin Descriptions – Scan Bus DATA_IN Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.0	PRSNTB[0]#	0bX	PRSNTB[3:0]# bits shall reflect the same state as
0.1	PRSNTB[1]#	0bX	the signals on the Primary Connector.
0.2	PRSNTB[2]#	0bX	
0.3	PRSNTB[3]#	0bX	
0.4	WAKE_N	0bX	PCIe WAKE_N signal shall reflect the same state as the signal on the Primary Connector.
0.5	TEMP_WARN_N	0b1	Temperature monitoring pin from the on-card thermal solution. This pin shall be asserted low when temperature sensor exceeds the temperature warning threshold.
0.6	TEMP_CRIT_N	0b1	Temperature monitoring pin from the on-card thermal solution. This pin shall be asserted low when temperature sensor exceeds the temperature critical threshold.
0.7	FAN_ON_AUX	0b0	When high, FAN_ON_AUX shall request the system fan to be enabled for extra cooling in the S5 state.
1.0	LINK_ACT_P0	0b1	Port 03 link/activity indication. Active low.
1.1	LINK_ACT_P1	0b1	
1.2	LINK_ACT_P2	0b1	0b0 – Link LED is illuminated on the host platform.
1.3	LINK_ACT_P3	0b1	0b1 – Link LED is not illuminated on the host platform.
			Steady = link is detected on the port. Blinking = activity is detected on the port. The blink rate should blink low for 50-500ms during activity periods.

			Off = the physical link is down or disabled
1.4	SPEED_A_P0	0b1	Port 03 speed A (max rate) indication. Active low.
1.5	SPEED A P1	0b1	
1.6	SPEED A P2	0b1	0b0 – Port is linked at maximum speed.
1.7	SPEED_A_P3	0b1	0b1 – Port is not linked at the maximum speed or
			no link is present.
2.0	ScanChainVer[0]	0b1	ScanChainVer[1:0] shall be used to indicate the
2.1	ScanChainVer[1]	0b1	scan chain bit definition version. The encoding shall be as follows:
			0b11 – Scan chain bit definition version 1
			corresponding to OCP NIC 3.0 version 1.0.
			All other encoding values shall be reserved.
2.2	RSVD	0b1	Byte 2 bits [2:7] are reserved. These bits shall
2.3	RSVD	0b1	default to the value of 0b1. These bits may be used
2.4	RSVD	0b1	in future versions of the scan chain.
2.5	RSVD	0b1	
2.6	RSVD	0b1	
2.7	RSVD	0b1	
3.0	LINK_ACT_P4	0b1	Port 47 link/activity indication. Active low.
3.1	LINK_ACT_P5	0b1	
3.2	LINK_ACT_P6	0b1	0b0 – Link LED is illuminated on the host platform.
3.3	LINK_ACT_P7	0b1	0b1 – Link LED is not illuminated on the host platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port. The blink
			rate should blink low for 50-500ms during activity
			periods.
			Off = the physical link is down or disabled
3.4	SPEED_A_P4	0b1	Port 47 speed A (max rate) indication. Active low.
3.5	SPEED_A_P5	0b1	
3.6	SPEED_A_P6	0b1	0b0 – Port is linked at maximum speed.
3.7	SPEED_A_P7	0b1	0b1 – Port is not linked at the maximum speed or
			no link is present.




Figure 73: Scan Bus Connection Example

3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)

This section provides the miscellaneous pin assignments for the pins on the Primary Connector OCP Bay. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and Section 3.12. An example PWRBRK# connection is shown in the PCIe CEM Specification. An example NIC_PWR_GOOD connection diagram is shown in Figure 69.

Table 26: Pin Descriptions – Miscellaneous 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PWRBRK#	OCP_B2	Output, OD	Power break. Active low, open drain.
			This signal shall be pulled up to +3.3V_EDGE on the OCP NIC 3.0 card with a minimum of 95kOhm. The pull up on the baseboard shall be a stiffer resistance in-order to meet the timing specs as shown in the PCIe CEM Specification.
			When this signal is driven low by the baseboard, the Emergency Power Reduction State is requested. The OCP NIC 3.0 card shall move to a lower power consumption state.
NIC_PWR_GOOD	OCP_B1	Input	NIC Power Good. Active high. This signal is driven by the OCP NIC 3.0 card.
			When high, this signal shall indicate that all of the OCP NIC 3.0 card power rails are operating within nominal tolerances.
			When low, this signal shall indicate that, PWR_EN is deasserted, the OCP NIC 3.0 card power supplies are not yet within nominal tolerances or are in a fault condition.
			For baseboards, this pin may be connected to the platform I/O hub as a NIC power health status indication. This signal shall be pulled down to ground with a 100kOhm resistor on the baseboard to prevent a false power good indication if no OCP NIC 3.0 card is present.
			For OCP NIC 3.0 cards this signal shall indicate the OCP NIC 3.0 card power is "good." This signal may be implemented by a cascaded power good or a discrete power good monitor output.
			When high, this signal should be treated as V_{REF} is available for NC-SI communications. Refer to timing

			parameter T4 in the DMTF DSP0222 specification for details.
			It is expected that a baseboard will not drive signals other than SMBus and the Scan Chain to the OCP NIC 3.0 card when this signal is low.
GND	OCP_A6 OCP_A10 OCP_A13 OCP B10 OCP_B13	GND	Ground return; a total of 5 ground pins are on the OCP bay area.

3.6 PCIe Bifurcation Mechanism

OCP NIC 3.0 baseboards and OCP NIC 3.0 cards support multiple bifurcation combinations. Single socket baseboards with a single or multiple root ports, as well as a multi-socket baseboards with a single or multiple root ports are supported. The bifurcation mechanism also supports OCP NIC 3.0 cards with a single or multiple end points. These features are accomplished via I/O pins on the Primary and Secondary Connector:

- PRSNTA#, PRSNTB[3:0]#. The PRSNTA# pin shall connect to the PRSNTB# pins as a hard coded value on the OCP NIC 3.0 card. The encoding of the PRSNTB[3:0]# pins allows the baseboard to determine the PCIe Links available on the OCP NIC 3.0 card.
- BIF[3:0]#. The BIF# pin states shall be controlled by the baseboard to allow the baseboard to
 override the default end point bifurcation for silicon that support bifurcation. Additional
 combinatorial logic is required and is specific to the card silicon. The combinatorial logic is not
 covered in this specification. The BIF[3:0]# pins may optionally be hardcoded for baseboards that do
 not require a dynamic bifurcation override.

A high level bifurcation connection diagram is shown in Figure 67.

3.6.1 PCIe OCP NIC 3.0 Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)

The OCP NIC 3.0 card to baseboard configuration mechanism consists of four dual use pins (PRSNTB[3:0]#) on the OCP NIC 3.0 card and a grounded PRSNTA# pin on the baseboard. These pins provide card presence detection as well as mechanism to notify the baseboard of the pre-defined PCIe lane width capabilities. The PRSNTB[3:0]# pins are pulled up to +3.3V_EDGE on the baseboard and are active low signals. A state of 0b1111 indicates that no card is present in the system. Depending on the capabilities of the OCP NIC 3.0 card, a selection of PRSNTB[3:0]# signals may be strapped to the PRSNTA# signal and is pulled low by the baseboard. The encoding of the PRSTNB[3:0]# bits is shown in Table 27 for x16 and x8 PCIe cards.

3.6.2 PCIe Baseboard to OCP NIC 3.0 Card Bifurcation Configuration (BIF[2:0]#)

Three signals (BIF[2:0]#) are driven by the baseboard to notify requested bifurcation on the OCP NIC 3.0 card silicon. This allows the baseboard to set the lane configuration on the OCP NIC 3.0 card that supports multiple bifurcation options.

For example, a baseboard that has four separate hosts that support a 4 x4 connection, should appropriately drive the BIF[2:0]# pins per Table 27 and indicate to the OCP NIC 3.0 card silicon to setup a 4 x4 configuration.

As previously noted, the BIF[2:0]# signals require additional combinatorial logic to decode the BIF[2:0]# value and appropriately apply it to the end-point silicon. The combinatorial logic is not covered in the specification as its implementation is specific to the vendor silicon used.

3.6.3 PCIe Bifurcation Decoder

The combination of the PRSNTB[3:0]# and BIF[2:0]# pins deterministically sets the PCIe lane width for a given combination of baseboard and OCP NIC 3.0 cards. Table 27 shows the resulting number of PCIe links and its width for known combinations of baseboards and OCP NIC 3.0 cards.

*Note: The baseboard must disable PCIe lanes during the initialization phase if the number of detected PCIe links are greater than what is supported on the baseboard to prevent a nondeterministic solution. For example, if the baseboard only supports a 1 x16 connection, and the OCP NIC 3.0 card only supports a 2 x8 connection, the baseboard must disable PCIe lanes 8-15 to prevent any potential LTSSM issues during the discovery phase.

Table 27: PCIe Bifurcation Decoder for x16 and x8 Card Widths

				Single Host	Host			BSVD	Dual Host	Guad Host	Guad Host
	Host	1Host	1 Host	1 Host	1 Host	1Host	1 Host	RSVD	2 Hosts	4 Hosts	4 Hosts
	Host CPU Sockets	1 Upstream Socket	ocket	ocket	2 Upstream Sockets	4 Upstream Sockets	4 Sockets (1 Socket per Host) First 8 PCle lanes			4 Upstream Sockets (1 Socket per Host)	4 Sockets (1 Socket per Host) First 8 PCle lanes
twork Card – oported PCIe Configurations	Total PCle Links	1 Link (No Bifurcation)	1 or 2 Links	1, 2, or 4 Links	2 Links	4 Links	4 x2 links	RSVD	2 Links	4 Links	4 x2 links
	System Support	1x16, 1x8, 1x4, 1x2, 1x1	1x16, 1x8, 1x4, 1x2, 1x1	1x16, 1x8, 1x4, 1x2, 1x1	1x8,1x4,1x2,1x1			RSVD			
			2x8,2x4,2x2,2x1	2x8,2x4,2x2,2x1	2 x8, 2 x4, 2 x2, 2x1				248,244,242,241		
				4×4, 4×2, 4×1		4 x4, 4 x2, 4x1	4×2,4×1			4×4,4×2,4×1	4×2, 4×1
		00000	00090	00000	00001	06010	06011	05100	0b101	05110	05111
nd Short Supported Bifurcation			1	1		1	1		1	1	
Т	PHONE DESCRIPTION OF THE PROPERTY OF THE PROPE	C C C C C C C C C C C C C C C C C C C	1								
t	11100	LOVU - Card not present	n the system	0.4	0.7	Pro P	0.1		4.0	7	4.0
	neman neman	J.KG	100		1x8 (Sooket 0 only)	1x4 (Sooket 0 only)	1x2 (Socket 0 only)		1x8 (Host Donly)	1x4 (Host 0 only)	182 (Host Donly)
184,182,181	051110	1×4	1×4	1×4	184	184	1,42		184	1x4	1,12
					(Socket 0 only)	(Socket 0 only)	(Socket Donly)		(Host 0 only)	(Host Donly)	(Host Donly)
1x2, 1x1	0b1 110	1,12	1 _K 2	142	1x2 (Socket 0 only)	1x2 (Socket 0 only)	1x2 (Socket 0 only)		1x2 (Host 0 only)	1x2 (Host 0 only)	1x2 (Host 0 only)
181	0b1 110	181	181	181	1x1 (Socket 0 only)	1x1 (Socket 0 only)	1x1 (Socket 0 only)		1x1 (Host 0 only)	1x1 (Host 0 only)	1k1 (Host 0 only)
1x8,1x4,1x2,1x1 B Option B 2x4,2x2,2x1	0b1 101	1,8	8×.	8×.	1x8 (Sooket 0 only)	2×4	2x2 (Socket 0 & 2 only)		1x8 (Host 0 only)	2×4	2 x2 (Host 0 & 2 only)
2x8,2x4,2x2,2x1 8 Option B 4x4,4x2,4x1	0b11 01	-88×	2x8	2×8	2×8	4×4	2x2 (Socket 0 & 2 only)		2×8	4×4	2 x2 (Host 0 & 2 only)
1x8,1x4	001100	1x8	1x8	1x8	1,48	2×4	4 ×2		1,88	2×4	4 82
2 x4, 3 Option D 4 x2 (First 8 lanes), 4 x1					(Socket Uonly)				(Host Donly)		
1x16,1x8,1x4 2x8,2x4,		1×16	1×16	1x16	2×8	₽×₽	Z* \$		2 x8	4×4	4×2
6 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	110110	F 0.00			DDC81TA LDDC81TD						
		HOVU - The encoding of U	Jb IU II is reserved due to in	sufficient spacing betwee	A PHOINI H and PHOINI BZ	pin to provide positive car	didentification.		7	P C	0.0
2 x4 2 x2, 2 x1 2 x4 1x4, 1x2, 1x1	ULDI GO	184	1x4	2 84	1x4 (Socket Donly)	Z N4	2 x2 (Socket 0 & 2 only)		1x4 (Host 0 only)	Z x4	Z HZ (Host () & Tonly)
	0b1 001	1 _K 2	142	2 H2	1x2 (Socket 0 only)	2 42	4 42	ı	1k2 (Host 0 only)	2 112	4 x2
	0P1000										
	060111	1x16	1×16	1×16	1x8 (Socker Dooled	1x4 (Sookes Dooled	2×L Z×L		1x8 (Host Doole)	1x4 (Host Doolu)	1s2 (Host Doplu)
2 x8, 2 x4, 2 x2, 2 x1	000110	1×8*	2 #8	2 x8	2×8	2 x4	2 x 2		2 *8	2.84 (Host 0.8.2 colu)	1x2 (Host 0.8 Looks)
1x16,1x8,1x4,1x2,1x1	060101	1x16	1x16	1×16	2 x8	2×4 (Sl08.2l-)	1x2 0810		2 x8	284	2 NZ
1 1 1 1 1 1 1 1 1 1	000100	1×16	1×16	1×16	2×8	4 ×4	2 x2 (Socket 0 & 2 only)	1	2 ×8	4×4	2x2 (Host 0 & Tonly)
4 x4 4 x2, 4 x1	060011	1×4.	2×4*	4 ×4	2 x4 (EP 0 and 2 only)	4×4	4 x2 (Socket 0 & 2 only)		2x4 (EP 0 and 2 only)	4 x4	4 x2 (Host 0 & 1 only)
RSVD	060010						-				
RSVD	000001										
RSVD	000000		-	-	-						
	Carc	Short Supported Biturcation Supported Biturcation Supported Biturcation Models Mo	House Canada	Host CPU Sockets 1 Upsite 1	House Canada	Host CPU Sockets 1 Upsite 1	House Canada	Part Part	Hotel Hote	Hotel Hote	

3.6.4 Bifurcation Detection Flow

The following detection flow shall be used to determine the resulting link count and lane width based on the baseboard and OCP NIC 3.0 card configurations.

- 1. The baseboard shall read the state of the PRSNTB[3:0]# pins. An OCP NIC 3.0 card is present in the system if the resulting value is not 0b1111.
- 2. Firmware determines the OCP NIC 3.0 card PCIe lane width capabilities per Table 27 by reading the PRSNTB[3:0]# pins.
- 3. The baseboard reconfigures the PCIe bifurcation on its ports to match the highest common lane width and lowest common link count on the card.
- 4. For cases where the baseboard request a link count override (such as requesting a 4-host baseboard requesting 4 x4 operation on a supported card that would otherwise default to a 2 x8 case), the BIF[0:2]# pins shall be asserted as appropriate. Asserting the BIF[0:2]# pins assumes the OCP NIC 3.0 card supports the requested link override.
- 5. The BIF[0:2]# pins must be in their valid states upon the assertion of PWR_EN.
- 6. PWR EN is asserted.
- 7. A OCP NIC 3.0 card is allowed 25ms between PWR_EN assertion and NIC_PWR_GOOD assertion.
- 8. PERST# shall be deasserted >1s after NIC_PWR_GOOD assertion as defined in Figure 82. Refer to Section 3.12 for timing details.

3.6.5 PCIe Bifurcation Examples

For illustrative purposes, the following figures show several common bifurcation permutations.

3.6.5.1 Single Host (1 x16) Baseboard with a 1 x16 OCP NIC 3.0 Card (Single Controller)

Figure 74 illustrates a single host baseboard that supports x16 with a single controller OCP NIC 3.0 card that also supports x16. The PRSTNB[3:0]# state is 0b0111. The BIF[2:0]# state is 0b000 as there is no need to instruct the end-point network controller to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16. The single host baseboard determines that it is also capable of supporting 1 x16. The resulting link width is 1 x16.




Figure 74: Single Host (1 x16) and 1 x16 OCP NIC 3.0 Card (Single Controller)

3.6.5.2 Single Host (2 x8) Baseboard with a 2 x8 OCP NIC 3.0 Card (Dual Controllers)

Figure 75 illustrates a single host baseboard that supports 2 x8 with a single controller OCP NIC 3.0 card that also supports 2 x8 with dual controllers. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The single host baseboard determines that it is also capable of supporting 2 x8. The resulting link width is 2 x8.




Figure 75: Single Host (2 x8) and 2 x8 OCP NIC 3.0 Card (Dual Controllers)

3.6.5.3 Quad Host (4 x4) Baseboard with a 4 x4 OCP NIC 3.0 Card (Single Controller)

Figure 76 illustrates a quad host baseboard that supports 4 x4 with a single controller OCP NIC 3.0 card that supports 1 x16, 2 x8 and 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b101 as the end point network controller is forced to bifurcate to 4 x4. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16, 2 x8 and 4 x4. The quad host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.




Figure 76: Quad Hosts (4 x4) and 4 x4 OCP NIC 3.0 Card (Single Controller)

3.6.5.4 Quad Host (4 x4) Baseboard with a 4 x4 OCP NIC 3.0 Card (Quad Controllers)

Figure 77 illustrates a quad host baseboard that supports 4 x4 with a quad controller OCP NIC 3.0 card that supports 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 4 x4. The quad host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.




Figure 77: Quad Hosts (4 x4) and 4 x4 OCP NIC 3.0 Card (Quad Controllers)

3.6.5.5 Single Host (1 x16, no Bifurcation) Baseboard with a 2 x8 OCP NIC 3.0 Card (Dual Controller)

Figure 78 illustrates a single host baseboard that supports 1 x16 with a dual controller OCP NIC 3.0 card that supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The quad host baseboard determines that it is capable of 1x 16, but down shifts to 1 x8. The resulting link width is 1 x8 and only on endpoint 0.




Figure 78: Single Host with no Bifurcation (1 x16) and 2 x8 OCP NIC 3.0 Card (Dual Controllers)

3.7 PCIe Clocking Topology

The OCP NIC 3.0 specification allows for up to four PCIe REFCLKs on the Primary Connector and up to two PCIe REFCLKs on the Secondary Connector. In general, the association of each REFCLK is based on the PCIe Link number on a per connector basis and is shown in Table 28. Cards that implement both the Primary and Secondary Connectors have a total of up to 6 REFCLKs.

	T	
REFCLK #	Description	Availability (Connector)
REFCLK0	REFCLK associated with Link 0.	Primary and Secondary Connectors.
REFCLK1	REFCLK associated with Link 1.	Primary and Secondary Connectors.
REFCLK2	REFCLK associated with Link 2.	Primary Connector only.
REFCLK3	REFCLK associated with Link 3.	Primary Connector only.

Table 28: PCIe Clock Associations

For each OCP NIC 3.0 card, the following REFCLK connection rules must be followed:

- For a 1 x16 capable OCP NIC 3.0 card, REFCLKO shall be used for lanes [0:15].
- For a 2 x8 capable OCP NIC 3.0 card, REFCLKO shall be used for lanes [0:7] and REFCLK1 shall be used for lanes [8:15].
- For a 4 x4 capable OCP NIC 3.0 card, REFCLK0 shall be used for lanes [0:3], REFCLK1 shall be used for lanes [4:7], REFCLK2 shall be used for lanes [8:11] and REFCLK3 shall be used for lanes [12:15]. Pins for REFCLK2 and REFCLK3 are described in Section 3.5.1 and are located on the 28-pin OCP bay.




Figure 79: PCIe Interface Connections for 1 x16 and 2 x8 OCP NIC 3.0 Cards




Figure 80: PCIe Interface Connections for a 4 x4 OCP NIC 3.0 Card

3.8 PCle Bifurcation Results and REFCLK Mapping

For the cases where the baseboard and OCP NIC 3.0 card bifurcation are permissible, this section enumerates all of the supported PCIe link, lane and REFCLK mappings for each supported configuration. The bifurcation decoder is shown in Section 3.6.3.

Table 29: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)

T	51		3.			-,	st	st C		k 0,			. 0.1	- 6	15	st	k0,	k 0,	st		
	4 Lane 15	-					Host ed Disable	Host ed Disable), Link 0, 14 Lane 15), Link 0, 14 Lane 15	Host ed Disabled), Link 0, 14 Lane 15		Host ed Disable		
	lane 14	_					Host d Disable	Host d Disable		Link 0, 3 Lane 14					Link 0, 3 Lane 14	Host d Disable	Link 0, 3 Lane 14	Link 0, 3 Lane 14	Host d Disable		
	Lane 13						Host	Host		Link 0, Lane 13					Link 0, Lane 13	Host Host Host Host Host Host Host Host	Link 0, Lane 13		Host Host Host Host Host Host Disabled Disabled Disabled Disabled Disabled Disabled Disabled		
	Lane 12	-					Host Disabled	Host Disabled		Link 0, Lane 12					Link 0, Lane 12	Host Disabled	Link 0, Lane 12		Host Disabled		
	Lane 11						Host Disabled	Host Disabled		Link 0, Lane 11					Link 0, Lane 11	Host Disabled	Link 0, Lane 11	Link 0, Lane 11	Host Disabled		
	Lane 10						Host Disabled	Host Disabled		Link 0, Lane 10					Link 0, Lane 10	Host Disabled	Link 0, Lane 10	Link 0, Lane 10	Host Disabled		
	Lane 9						Host Disabled	Host Disabled		Link 0, Lane 9					Link 0, Lane 9	Host Disabled	Link 0, Lane 9	Link 0, Lane 9	Host		
	lane 8						Host Host Host Host Host Host Host Host	Host Host Host Host Host Host Host Host		Link 0, Lane 8					Link 0, Lane 8	Host Disabled	Link 0, Lane 8	Link 0, Lane 8	Host Host Host Host Host Host Host Host		
ĺ	lane 7		Link 0, Lane 7				Link 0, Lane 7	Link 0, Lane 7	Link 0, Lane 7	Link 0, Lane 7					Link 0, Lane 7	Link 0, Lane 7	Link 0, Lane 7	Link 0, Lane 7	Host		
İ	Lane 6		Link 0, Lane 6				Link 0, Lane 6	Link 0, Lane 6	Link 0, Lane 6	Link 0, Lane 6					Link 0, Lane 6	Link 0, Lane 6	Link 0, Lane 6	Link 0, Lane 6	Host Disabled		
l	lane 5		Link 0, Lane 5				Link 0, Lane 5	Link 0, Lane 5	Link 0, Lane 5	Link 0, Lane 5					Link 0, Lane 5	Link 0, Lane 5	Link 0, Lane 5	Link 0, Lane 5	Host Isabled [ı
ŀ	Lane 4		Link 0, Lane 4				Link 0, Lane 4	Link 0, Lane 4	Link 0, Lane 4	Link 0, Lane 4					Link 0, Lane 4	Link 0, Lane 4	Link 0, Lane 4	Link 0, Lane 4	Host isabled D		İ
Ì	Lane 3		Link 0, Lane 3	Link 0, Lane 3			Link 0, Lane 3	Link 0, Lane 3	Link 0, Lane 3	Link 0, Lane 3		Link 0, Lane 3			Link 0, Lane 3	Link 0, Lane 3	Link 0, Lane 3	Link 0, Lane 3	Link 0, Lane 3		l
	Lane 2		Link 0, Lane 2	Link 0, Lane 2			Link 0, Lane 2	Link 0, Lane 2	Link 0, Lane 2	Link 0, Lane 2		Link 0, Lane 2			Link 0, Lane 2	Link 0, Lane 2	Link 0, Lane 2	Link 0, Lane 2	Link 0, Lane 2		l
l	lane 1		Link 0, Lane 1	-			Link 0, Lane 1	Link 0, Lane 1		Link 0, Lane 1		Link 0, Lane 1	Link 0, Lane 1		Link 0, Lane 1	Link 0, Lane 1	Link 0, Lane 1		Link 0, Lane 1		l
ŀ	lane 0		Link 0, Lane 0	-		Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0		Link 0, Lane 0	Link 0, Lane 0		Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0		Link 0, Lane 0		
	Resulting Link		1 x8	1×4	1x2	1x1	1x8	1×8*	1 x8	1 x 16		1 ×4	1 x 2		1×16	1×8*	1×16	1×16	1×4*		
	BIF[2:0]#	00000	00090	00090	00000	00000	00090	00090	00000	00090	00000	00090	00000	00000	00000	00000	00000	000000	00000	00000	
	Uostream Links	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	1 Link	
	Unstream Devices	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	
	Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	
	Add-in-Card Encoding PRSNTB[3:0]#	0b1111	051110	0b1110	001110	051110	061101	0b1101	0b1100	061100	0b1011	001010	0b1001	0b1000	060111	00110	000101	000100	050011	000010	
51	Supported Bifurcation Modes	Card Not Present	1 x8, 1 x4, 1 x2, 1 x1	1x4,1x2,1x1	1x2,1x1	1x1	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	nes) 4x1	4 x1	Г	x2, 2 x1 x2, 1 x1	ines), 4 x1	RSVD for future x8 encoding	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 2 x8, 2 x4, 2 x2, 2 x1			RSVD	
HOST, SIFIBLE UPS.	Min Card Card Short Width Name	Not Present	1 x8 Option A	1 x4	1x2	1×1	1 x8 Option B	2 x8 Option B	1 x8 Option D	1 x16 Option D	RSVD	2 ×4	4 x2	RSVD	1 x16 Option A	2 x8 Option A	1 x16 Option B	1 x16 Option C	4 ×4	RSVD	
١	n Carr	n/a	20	22	20	20	30	40	20	94	RSVD	30	30	RSVD	9	40	Q 40	40	40	RSVD	-

Table 30: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)

Single	Host, Single Ups	Single Host, Single Upstream Socket, One or Two Upstream Links	am Links		1 x16, 1 x8, 1 x4, 1 x2, 1 2 x8, 2 x4, 2 x2, 2 x1																		
Min Car	Min Card Card Short	Supported Bifurcation Modes	Add-in-Card Encoding	Host	Instraam Davisas	Inctream links	BIF[2:0]#	Reculting link	l ane l	l and 1	lane 2	lane 3	A one l	- S and	7 one 1	7 ans 8	o aur	0 Jane 10	O Jane 11	Clane 13	l ano 13	l ane 14	lane 15
n/a	Not Present	Card Not Present	0b1111	1 Host	1 Upstream Socket	1 or 2 Links	00000			Н	-	-		۰					-	-	-		
SC	1x8 Option A	1 x8, 1 x4, 1 x2, 1 x1 A	0b1110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1	Link 0, L	Link 0, Li	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	c 0,							
20	1×4	1x4, 1x2, 1x1	0b1110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2	Link 0, Lane 3											
20	1×2	1x2, 1x1	001110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×2	Link 0, Lane 0														
30	1×1	1×1	0b1110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x1	Link 0, Lane 0														
3C	1 x8 Option B	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	0b1101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×8	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L	Link 0, Li Lane 4 Lz	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7		Host Host Host Host Host Host Host Host	t Host ed Disable	Host ad Disable	Host d Disabled	Host Disabled	Host Disabled	Host Disabled
4 C	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	0b1101	1 Host	1 Upstream Socket	1 or 2 Links	00000	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L Lane 3 L	Link 0, Li Lane 4 Lz	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	c0, Link 1, e7 Lane 0	1, Link 1,	1, Link 1, 1 Lane 2	, Link 1, 2 Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
ړ	000	1.x8,1.x4 2.x4, 3.x6 Oneion D. A. of February B. of	0b1100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L	Link 0, Li Lane 4 La	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	c0,							
5 4	1x16 Option	1xt5 Option D 4x4 4x2 (First 8 lanes). 4x1	061100	1 Host	1 Upstream Socket	1 or 2 Links	00000	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L Lane 3 L	Link 0, Li	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	c O, Link O, e 7 Lane 8	0, Link 0,	0, Link 0, 9 Lane 10	, Link 0, 0 Lane 11	Link 0, 1 Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
RSVD	RSVD	RSVD	0b1011	1 Host	1 Upstream Socket	1 or 2 Links	00000																
30	2×4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	0b1010	1 Host	1 Upstream Socket	1 or 2 Links	00000	1×4	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, Lane 3											
30	4 x2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	0b1 001	1 Host	1 Upstream Socket	1 or 2 Links	000000	1×2	Link 0, Lane 0	Link 0, Lane 1													
RSVD	RSVD	RSVD for future x8 encoding	001000	1 Host	1 Upstream Socket	1 or 2 Links	00000																
4C	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 A	060111	1 Host	1 Upstream Socket	1 or 2 Links	00000	1 x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L Lane 3 Li	Link 0, Li Lane 4 La	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	c 0, Link 0, e 7 Lane 8	0, Link 0, 8 Lane 9), Link 0, 9 Lane 10	, Link 0, 0 Lane 11	Link 0, 1 Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
4C	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1 A	000110	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L Lane 3 Li	Link 0, Li Lane 4 La	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	k 0, Link 1, e 7 Lane 0	1, Link 1,	1, Link 1, 1 Lane 2	, Link 1, 2 Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
40	1 x16 Option E	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	1 Host	1 Upstream Socket	1 or 2 Links	00000	1 x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L Lane 3 Li	Link 0, Li Lane 4 La	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	c0, Link0, e7 Lane8	0, Link 0,), Link 0, 9 Lane 10	, Link 0, 0 Lane 11	Link 0, 1 Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
40	1 x16 Option (1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	0p0 100	1 Host	1 Upstream Socket	1 or 2 Links	00000	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L	Link 0, Li Lane 4 La	Link 0, Li Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	c0, Link 0, e7 Lane 8	0, Link 0,), Link 0, 9 Lane 10	, Link 0, 0 Lane 11	Link 0, 1 Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
4C	4 x 4	x2, 4 x1	050011	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x4*	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, Lane 3 Dis	Host Fisabled Dis	Host Fisabled Dis	Host Host Host Host Disabled	st Link 2,	2, Link 2, 0 Lane 1	2, Link 2, 1 Lane 2	; Link 2, 2 Lane 3		Host Host Host Host Disabled Disabled	Host Disabled	Host Disabled
RSVD	RSVD		000010	1 Host	1 Upstream Socket	1 or 2 Links	00090																
RSVD	RSVD	RSVD	000001	1 Host	1 Upstream Socket	1 or 2 Links	00000						1										
KSVD	KSVD		000000	1 Host	1 Upstream Socket	1 or 2 Links	00000												_				

Table 31: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)

00000 1 Host 1 Upstream Socket 1,2, or 4 Links 06000 . Lane 1 Lane 2 Lane 3 Lan
0b0010 1 Host 1 Upstream Socket 1, 2, or 4 Links 0b000
The second secon
The second secon
000010
1 Host 1 Upstream Socket 1, 2, or 4 Links 05000
(06000) 1 Host 1 Upstream Socket 1,2, or 4 Links 06000
00000 Lane 1 Lane 2 Lane 3 Lan
X2,431 000001 1 14051 1 Upstream Socket 1,2,014 Links 00000 4 344 Links,
00001 1 Host 1 Upstream Socket 1,2,0r4 Links 00000 . Link 0, Link 0, Link 0, Link 1, Link 1, Link 1, Link 1, Link 1, Link 2, Link 2, Link 2, Link 3, L
00001 1 Host 1 Upstream Socket 1,2,0.4 Links 00000 . Link 0, Link 0, Link 0, Link 1, Link 1, Link 1, Link 1, Link 2, Link 2, Link 3, L
1 Host 1 Upstream Socker 1,2, or 4 Links 1,2, or 4 Links 1,3, or 4 Links 1,4, or 4 Links 1,5,
00001
241 Decorate Host Upstream Societ 1,2,0r4 Links Decorate
241 242 244
24 TOOLOGO 17001 LODGES SOCKET 1,2,074 LINKS 00000 4 M LINK 0,
14 D00100 1 Host 1 Upstream Socker 1,2,or4 Links 20000 2
1 Host 1 Upstream Socket 1,2,0r4 Links
2.11 2.12 2.13 2.14 2.15 2.15 2.15 2.15 2.15 2.15 2.15 2.15
2.41 1. 000100 1. 1/001 1. 0001000 1. 0001000 1. 0001000 1. 000100 1. 000100 1. 000100 1. 000100 1. 000100 1.
14,12,14,14 00000 1 Host 1 Upstream Socket 1,2 or 4 Links 00000 146 Link 0, Link 1, Link 2, Link 2, Link 3, Link
14.0.2.11 D0000
1,12,134 D0000 1 Host 1 Upstream Societ 1,2,074 Links
14.2,141 14.000
14 10010 140st 1 Upstream Societ 1,2 or 4 Links 10000 2.46 11/6 C 101/6 C 11/6
241 D00110 1 Host 1 Upstream Socket 1,2,or4 Links 2.88 1 Link 0, Lin
241 DODIE 11 HOST 1 Upstream Societ 1,2,074 Links
1
1 1 1 1 1 1 1 1 1 1
1 Host 1 Upstream Societ 1,2,074 Links
142,114 (2001) Host Libersem Societ (1,2,014 links) Good (146) Link (1, 11k) (1, 11k
1,12,11 1,1051
1.0. 1.0.
e.8 encoding billion 1 Host Librates name Librates name Link 0
1 1 1 1 1 1 1 1 1 1
1 1000 1 1001 1 1001 10020 1 1001 10020 1 1 1001 10020 1 1 1001 10020 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1
Face Large
Second Host Librarean Societ 1,2 or 4 Links Decodo Link Li
Second 1 100 1 100 1 100 1 100 1 1
The column The
The column The
The column The
Fig. 2010 Thorax Tubersem Societ 1,2 or 4 Links Chink Chin
The column The
Part Part
Thorse T
Position Thorst Tuberseem Societ 1,2,or4 Links Common Thorst Links Lin
Part Part
1001 1001 1002
Those of the color of the col
Deciding 1 Host 1 Upstream Scotet 1,2 ord Links Deciding
Digition 1 Hour 1 Upstream Socket 1,2 or 4 Links 0x000 2.4 Link 0 Link 0 Link 1 Link 0 Li
DOIGNO 1 HOST 1 Upstream Socket 1,2 or 4 Links DOGO 2.44 Link L
Those Thos
Host Ligistream Socket 1,2 or4 Links Goods State Lance L
1902 1903 1903 1903 1903 1903 1904
Those Thos
Third Thir
Part House
Deciding 1 Host 1 Upstream Socket 1,2 or 4 Links Goods 145
11001 1100
Those Thos
Photon Those Upstream Socket 1,2 or 4 Links Unk0
1 1 1 1 1 1 1 1 1 1
Deligion 1 Host Upstream Socket 1,2 or 4 Links 0x000 2x4 Links
Those Thos
Host Upstream Societ 1,2 or 4 Links Cond. Links Li
The column The
The column The
Post Post
Position 1 Host 1 Upstream Societ 1,2 or 4 Links 1000 1.46 to 1 Links
Position 1 Host 1 Upstream Socket 1,2 or 4 Links 1,2 or 4 Links 1,2 or 4 Links 1,3 or 4 Links
Houst Upstream Socket 1,2 ord Links Li
11051 11051710971050000 1.2 of 4 Links 10000 1.45 10100
Position Those Upstream Socket 1,2 or 4 Links Condo Links
House House Liberteem Societ 1,2 or 4 Links Link
The column Thest Upstream Socket 1,2 ord Links Link L
Host Upstream Socket 1,2 or4 Links Lin
Host Upstream Socket 1,2 or 4 Links Li
Host Upstream Socket 1,2 or 4 Links Li
House Hous
House Host Host Hostem Socket 1,2 or 4 Links Goods Links
11001 11002Teem Socket 1,2 ord Links 1
1 10 1 10 1 10 1 10 1 1
Deligio 1 Host 1 Upstream Socket 1,2 or 4 Links 0x00 1x8 1x10,0 1x10
Part Part
1 Hour 1
Dillo 1 Host 1 Upstream Societ 1,2 ord Links 0x000 2x8 1x8
Third Thir
Third Third Tubitreen Societ 1,2 or 4 Links Doods 2.48 Link Lin
1 1001 11001 100100000000000000
The column The
The column The
House House Libertean Socket 1,2 ord Links Coron Links L
Third Thir
Third Thir
Third Thir
Third Thir
House Hous
Third Thir
Deligio 1 Host 1 Upstream Societ 1,2 or 4 Links 2 May 2 May 1 May 1 Link 1
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110020000000000000000000000000
11001 11002 11002 11002 11002 1100 11
11001 11001 100100000000000000000
11001 11001 100100000000000000000
House Hous
House Hous
House Hous
House Hous
House Hous
House Hous
House Hous
House Hous
House Hous
House Hous
11001 11001 100100000000000000000
11001 11002 11002 11002 11002 1100 11
11001 110020000000000000000000000000
11001 110020000000000000000000000000
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr
11001 110ptreem Societ 1,2 or 4 Links 10ptreem Societ 1,2 or 4 Links 10ptr

Table 32: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)

Single	Host, Two Upstr.	Single Host, Two Upstream Sockets, Two Upstream Links	91		1 x8, 1 x4, 1 x2, 1 x1 2 x8, 2 x4, 2 x2, 2x1																		
		Supported Bifurcation Modes	Add-in-Card																				
Min Ca Width	Min Card Card Short Width Name		Encoding PRSNTB[3:0]#	Host	Upstream Devices	Upstream Links	BIF[2:0]#	Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6 Lane 7	7 Lane 8	8 Lane 9	9 Lane 10	0 Lane 11	Lane 12	Lane 13	Lane 14	Lane 15
e/u	Not Present	Card Not Present	0b1111	1 Host	2 Upstream Sockets	2 Links	00001			H		H		H					-	-			
		1 x8, 1 x4, 1 x2, 1 x1	051110	1 Host	2 Upstream Sockets	2 Links	00001	1×8	Link 0,		-				Link 0, Link 0,	6							
27	1 x8 Option A		0-1-10	4 11 1 1 1		-1-11-0		(Socket Uonly)	Lane	+	+	+	Lane 4	Lanes	Lane b Lane								
3C	1 x4	1 x4, 1 x2, 1 x1	061110	1 Host	2 Upstream Sockets	2 Links	00001	1 x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, Lane 3											
SC SC	1×2	1 x2, 1 x1	001110	1 Host	2 Upstream Sockets	2 Links	00001	1x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1													
20	11	1x1	051110	1 Host	2 Upstream Sockets	2 Links	00001	1x1 (Socket 0 only)	Link 0, Lane 0														
		1 x8, 1 x4, 1 x2, 1 x1	0b1101	1 Host	2 Upstream Sockets	2 Links	10000	1 x8	Link 0,								t Host	Host	Host	Host	Host	Host	Host
3C	1 x8 Option E	1 x8 Option B 2 x4, 2 x2, 2 x1					10000	(Socket 0 only)	Lane 0	Lane 1	\dashv	-	\dashv	Lane 5 La	-		ed Disabl	ed Disable	ed Disable	d Disabled	Disabled Disabled Disabled Disabled Disabled Disabled	isabled Di	Disabled
40	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	051101	1 Host	2 Upstream Sockets	2 Links	00001	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1	Link 0, L	Link 0, Li	Link 0, Lin	Link 0, Link 0, Lane 6 Lane 7	0, Link 1,	1, Link 1, 0 Lane 1	l, Link 1,	, Link 1,	Link 1, Lane 4	Link 1, Lane 5	Link 1,	Link 1, Lane 7
		1 x8, 1 x4	0b1100	1 Host	2 Upstream Sockets	2 Links		1 x8	Link 0,	Link 0,			Link 0, Li	Link 0, Lir				Н					
ړ	1 ve Ontion	2 x4,					00001	(Socket 0 only)	Lane 0	Lane 1	Lane 2	Lane 3 L	Lane 4 La	Lane 5 La	Lane 6 Lane 7	7 =			_				
3	1	1 x16 1 x8 1 x4	0h1100	1 Host	2 Unstream Sorkets	2 Links		2 v.R	Linko	linko	linko	linko	linko	linko	Link 0 Link 0	1 ink 1	l ink 1	Link 1	Link 1	Link 1	Link 1	link 1	Link 1
		2 x8. 2 x4.					00001		Lane 0	-		_	_	_		_		_	_		Lane 5		Lane 7
40		1x16 Option D 4x4, 4x2 (First 8 lanes), 4x1								_								_	_				
RSVD		RSVD	0b1011	1 Host	2 Upstream Sockets	2 Links	00001																
		2 x4, 2 x2, 2 x1	0b1010	1 Host	2 Upstream Sockets	2 Links	00001	1 x4	Link 0,			Link 0,											
20	2 x4	1 x4, 1 x2, 1 x1						(Socket 0 only)	Lane 0	+	Lane 2	Lane 3											
		4 x2 (First 8 lanes), 4 x1	0b1001	1 Host	2 Upstream Sockets	2 Links		1×2	Link 0,	Link 0,							_	_	_				
30	4 x2	2 x2, 2 x1 1 x2, 1 x1					10000	(socket 0 only)	Lane 0	Lane 1					_	_			_				
RSVD	RSVD	RSVD for future x8 encoding	0b1000	1 Host	2 Upstream Sockets	2 Links	00001																
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	050111	1 Host	2 Upstream Sockets	2 Links	00001	1 x8 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, L Lane 3 L	Link 0, Li Lane 4 La	Link 0, Lin Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0,		_					
Q.	2 v8 Ontion A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	2 Upstream Sockets	2 Links	00001	2 x8	Link 0,	Link 0,	Link 0, 1	Link 0, L	Link 0, Li	Link 0, Lin	Link 0, Link 0,	0, Link 1,	1, Link 1,	l, Link 1,	Link 1,	Link 1,	Link 1,	Link 1,	Link 1,
		1x16, 1x8, 1x4, 1x2, 1x1	000101	1 Host	2 Upstream Sockets	2 Links	00001	2 x8	Link 0,		\vdash	\vdash	+	-	-		-	\vdash	+	\vdash	Link 1,	-	Link 1,
40	1 x16 Option	1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1							Lane 0	+	+	+	+	+	+	+	-	+	-	-	Lane 5	+	Lane 7
		1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1	000100	1 Host	2 Upstream Sockets	2 Links	00001	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, L	Link 0, Li Lane 4 La	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0, Link 1,	1, Link 1, 0 Lane 1	l, Link 1, 1 Lane 2	, Link 1, 2 Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
4C	1 x16 Option	1 x16 Option C 4 x4, 4 x2, 4 x1								-	-												
40	4 x 4	4 x4, 4 x2, 4 x1	000011	1 Host	2 Upstream Sockets	2 Links	00001	2 x4 (EP 0 and 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, Lane 3			_	Link 2, Lane 0	2, Link 2, 0 Lane 1), Link 2, 1 Lane 2	; Link 2,				
RSVD	_	RSVD	000010	1 Host	2 Upstream Sockets	2 Links	00001																
RSVD		RSVD	000001	1 Host	2 Upstream Sockets	2 Links	00001																
RSVD	RSVD	RSVD	000000	1 Host	2 Upstream Sockets	2 Links	00001																

Table 33: Bifurcation for Single Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b010)

		Lane 13 Lane 14 Lane 15									Host Host Host	Disabled Disabled Disabled Disabled Disabled Disabled Disabled	Link 3, Link 3, Link 3,	7 2010 7			Link 3, Link 3, Link 3,	Lane 1 Lane 2 Lane 3												Link 3,	Lane 1 Lane 3	Link 3,	lane 1 lane 2 lane 3	
		Lane 12			_						Host Host	oled Disabled Dis	Link 3,	Caller	_		Link 2, Link 3, L	Lane 0								23	, e	κ 2,	e 3	Link 3,	Lane 0	Link 3,	Lane 0	
		Lane 10 Lane 11									Host Ho	d Disabled Disat	Link 2,	7 31167			Link 2, Link	Lane 2								Link 2 Link 2	_	Link 2, Link	Lane 2 Lane 3	Link 2, Link 2,	Lane 2 Lan		Lane 2	
		Lane 8 Lane 9	Н								Host Host	sabled Disable	Link 2, Link 2,	+		_	Link 2, Link 2,	Lane 0 Lane 1		<u> </u>	_					link 2 link 2		Link 2, Link 2,	Lane 0 Lane 1	_	Lane 0 Lane 1		lane 0 lane 1	
		Lane 7									Link 1,	Lane 3	Link 1,	Laile J	_	_	Link 1,	Lane 3		1 401		Н						_		Link 1,	Lane 3	Link 1,	Lane 3	
		Lane 5 Lane 6	Н								Link 1, Link 1,	Lane 1 Lane 2	Link 1, Link 1,	+			Link 1, Link 1,	Lane 1 Lane 2		Link 1		+	Lane 1								Lane 1 Lane 2		Lane 1 Lane 2	
		Lane 4		0,	. 60	0)	3				Link 1,	Lane 0	Link 1,	Lane o	LIN T		Link 1,	Lane 0		Link 1	lane 0	Link 1,			0,	2 0	· m	0,	8	Link 1,	lane 0	Link 1,	lane 0	
		Lane 2 Lane 3	н	Link 0, Link 0,	_	Link 0, Link 0,	Lane 2 Lane 3				Link 0, Link 0,	Lane 2 Lane 3	Link 0, Link 0,	+			Link 0, Link 0,	Lane 2 Lane 3		O deil	-	+			Linko, Linko,	+	_	⊢	Lane 2 Lane 3	_	Lane 2 Lane 3		Lane 2 Lane 3	
		e 0 Lane 1	Н	k 0, Link 0,		Link 0, Link 0,	e 0 Lane 1		e 0 Lane 1	Link 0, Lane 0	Н	Lane 0 Lane 1	Link 0, Link 0,	+			⊢	Lane 0 Lane 1		0 401		₩	Lane 0 Lane 1		Link 0, Link 0,	+		-	e 0 Lane 1		lane 0 lane 1	Link 0, Link 0,	e 0 Lane 1	
		Resulting Link Lane 0	H	1 x4 Link 0,	(Socket 0 only) Lane 0	1x4 Link	(Socket 0 only) Lane 0		(Aluc	(Socket 0 only) Lane 0	2 x4 Link	Lan	4 x4 Link	lail har		3	4 x4 Link	Lan		- C		2 x2 Link	Lan		1x4 Link 0,	۰	2 only)	-	(Socket 0 & 2 only) Lane 0	4 x4 Link 0,	Lan	4 x4 Link		
		BIF[2:0]#	00010		02000	01010	OTOGO	00010		00010	010010	00000	00010		01040			00010		000010	00000		00010	00010	00010		00010	01000			00010	00010	01000	07000
		Upstream Links	4 Links	4 Links		4 Links		4 Links		4 Links	4 Links		4 Links	Alimba	2		4 Links			4 Links	2	4 Links		4 Links	4 Links	4 Links		4 Links		4 Links		4 Links	1	4 CILIKS
4 x4, 4 x2, 4x1		Upstream Devices	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	A Hoston Socket	+ obsticalii sockets		4 Upstream Sockets			4 Upstream Sockets	spanned illeanische t	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Unstream Sockets		4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets		+ obsuream sockers
		Host	1 Host	1 Host		1 Host		1 Host		1 Host	1 Host		1 Host	1 1001	1		1 Host			1 Host	1	1 Host		1 Host	1 Host	1 Host		1 Host		1 Host		1 Host		THOSE
inks	Add-in-Card	Encoding PRSNTB13:01#	061111	0b1110		001110		001110		0b1110	0b1101		0b1101	001100	POTTON		001100			051011	2000	001001		001000	000111	0110		00000		000000		050011	0.00.10	010000
Single Host, Four Upstream Sockets, Four Upstream Links	Supported Bifurcation Modes		ent Card Not Present	1 x8, 1 x4, 1 x2, 1 x1		1 x4, 1 x2, 1 x1		1x2,1x1		1x1	1 x8, 1 x4, 1 x2, 1 x1	1 x8 Option B 2 x4, 2 x2, 2 x1	2 x8, 2 x4, 2 x2, 2 x1	1 2 1 2 1 2 1	1 X6, 1 X7	1 x8 Option D 4 x2 (First 8 lanes), 4 x1	1 x16, 1 x8, 1 x4	2 x8, 2 x4,	1 X16 Uption D 4 X4, 4 X2 (First 8 lanes), 4 X1	RSVD			2x2,2x1			2 x8 2 x4 2 x7 2 x1	_	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4	1 x16 Option C 4 x4, 4 x2, 4 x1	4 x4, 4 x2, 4 x1		RSVD
Four		Width Name	Not Present		1 x8 Option A		1 x4		1x2	1x1		1 x8 Opt	2 08 000	do ev z		1 x8 Opt			TXTOOD	RSVD	2 x4		4 × 2	RSVD		T 710 Ob	2 x8 Option A		1 x16 Op		1 x16 Op.		4 x4	ROVE ROVE

Table 34: Bifurcation for Single Host, Quad Sockets and Quad Upstream Links – First 8 PCIe Lanes (BIF[2:0]#=0b011)

			Lane 12 Lane 13 Lane 14																											
			Lane 11																											
			Lane 10																											
			Lane 9																											
			Lane 8																											
			lane 7										Link 3		Link 3, Lane 1				Link 3,	Lane 1										
			Lane 6										Link 3		Link 3, Lane 0				Link 3,	Lane 0										
			. Tane 5						_		Link 1,	-	Laine 1		Link 2,			Link 1,	\vdash	Lane 1				lane 1		Link 1,			lane	
			S Lane 4								Link 1,	Link 1,	+		, Link 2, 1 Lane 0			Link 1, Lane 0		1 Lane 0			Link 1,	Lane 0		Link 1,	Lane 0	Link 1,	raper	
			Z Lane 3		_		_						Link 1		l, Link 1, 0 Lane 1				l, Link 1,	0 Lane 1					_					
			1 Lane 2		0, 5	1,) T	0,	-		0, 5	0,	1 Ink1		0, Link 1,			0,	0, Link 1,	1 Lane 0		0,	0,) t	0,	e e	0,	_	
			o lane 1	-	0, Link 0,	+	0, Link 0,	⊢		0 0	0, Link 0,	-	+		0, Link 0, = 0 Lane 1			0, Link 0,	⊢	e lane 1		0, Link 0, = 0 Lane 1	Н	+	u, unku,	+		0, Link 0,	-	
			r Tane 0		Link 0,	t	Link 0,	H		Link 0,	Link 0,	-	+	Lane 0	Link 0, Lane 0			Link 0,		Lane 0		Link 0,		4	Unk U,	H			niy) Lane 0	
			Resulting Link		1 x2 (Sorket 0 only)	(Socket Collin	1 x2 (Socket 0 only)	1 x2	(Socket 0 only)	1x1 (Socket 0 only)	2 x2 (Sorker 0 8.2 only)	2×2	(300ket 0 & 2 0	!	4 x2			2 x2 (Socket 0 & 2 only)	4 x2			1 x2 (Socket 0 only)	2 x2	(Socket 0 & 2 only)	1 X2 (Socket 0 only)	2×2	(Socket 0 & 2 only)	4 x2	(Socket U & 2 o	ŀ
		BIF[2:0]#		0b011	00011		06011		00011	06011	00011	00011		06011	0b011		0b011	0b011		00011	06011	0b011	05011		00011		0b011	06011	0h011	00011
		;	Upstream Links	4 Links	4 Links		4 Links	4 Links		4 Links	4 Links	4 Links	41 inks		4 Links		4 Links	4 Links	4 Links		4 Links	4 Links	4 Links	411-1-1	4 LINKS	4 Links		4 Links	4 links	4 Links
4 x2, 4x1			Upstream Devices	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Unstream Sorkets		4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	The state of the s	4 Upstream sockets	4 Upstream Sockets		4 Upstream Sockets	4 Unstream Sockets	4 Hostream Sockets
			Host	1 Host	1 Host		1 Host	1 Host		1 Host	1 Host	1 Host	1 Host		1 Host	\dashv	1 Host	1 Host	1 Host		1 Host	1 Host	1 Host	+	T HOST	1 Host		1 Host	1 Host	+
iks - First 8 lanes	Add in Card	Encoding	PRSNTB[3:0]#	0b1111	001110		061110	0b1110		001110	051101	0b1101	0h1100		001100		0b1011	0001010	001001		0b1000	050111	000110	01-0404	TOTOGO	000100		050011	010010	00001
Single Host, Four Upstream Sockets, Four Upstream Links - First 8 lanes	Comparted Diferention Moder	sapour romania narroddas		Card Not Present	1 x8, 1 x4, 1 x2, 1 x1	+	1 x4, 1 x2, 1 x1	1 x2, 1 x1		1x1	1 v8 Option B 2 v8 2 v8 2 v8	2 x8, 2 x4, 2 x2, 2 x1	1 x8 1 x4	2 x4, 1 x8 Option D 4 x2 (First 8 lanes), 4 x1	1 x16, 1 x8, 1 x4 2 x8, 2 x4,	1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	RSVD	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	4 x2 (First 8 lanes), 4 x1	2 x2, 2 x1 1 x2, 1 x1	RSVD for future x8 encoding	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option A	2 x8, 2 x4, 2 x2, 2 x1	2 x8 Option A	1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	1x16,1x8,1x4	1 x16 Option C 4 x4, 4 x2, 4 x1	4 x4, 4 x2, 4 x1	DOVID	BSVD

Table 35: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)

וווע	O		וכ	ud		П	05	ι, ι	Ju	aı.	20	JUI	cets		anı	וט ג	10	11 C	ps	LI	Zalli	LI		K
		Lane 15							Host	Link 1, Lane 7			Link 1, Lane 7						Link 1, Lane 7	Link 1, Lane 7	Link 1, Lane 7			
		Lane 14							Host	Link 1, Lane 6			Link 1, Lane 6						Link 1, Lane 6	Link 1, Lane 6	Link 1, Lane 6			
		Lane 13							Host	Link 1, Lane 5			Link 1, Lane 5						Link 1, Lane 5	Link 1, Lane 5	Link 1, Lane 5			
		Lane 12							Host	Link 1, Lane 4			Link 1, Lane 4						Link 1, Lane 4	Link 1, Lane 4				
		Lane 11	-						Host	Link 1, Lane 3			Link 1, Lane 3						Link 1, Lane 3	Link 1, Lane 3	Link 1, Lane 3	Link 1, Lane 3		
		Lane 10							Host Host Host Host Host Host Host Host	Link 1, Lane 2			Link 1, Lane 2						Link 1, Lane 2	Link 1, Lane 2	Link 1, Lane 2	Link 1, Lane 2		
		Lane 9							Host	Link 1, Lane 1			Link 1, Lane 1						Link 1, Lane 1	Link 1, Lane 1		Link 1, Lane 1		
		Lane 8											Link 1, Lane 0						Link 1, Lane 0			Link 1, Lane 0		
		Lane 7		Link 0,	-				Link 0, Lane 7	-	Link 0,	Lane 7	Link 0, Lane 7				L	Link 0, Lane 7	Link 0, Lane 7					
		Lane 6	н	_	ופועם				Link 0, Lane 6	-	Н	Lane 6	Link 0, Lane 6					Link 0, Lane 6	Link 0, Lane 6					
		Lane 5		Link 0,	+				Link 0, Lane 5		Link 0,	Lane 5	Link 0, Lane 5					Link 0, Lane 5	Link 0, Lane 5					
		Lane 4		-	רפווב				Link 0, Lane 4		Н	Lane 4	Link 0, Lane 4					Link 0, Lane 4	Link 0, Lane 4					
		Lane 3	\vdash	_	Lane	_			Link 0, Lane 3		Link 0,	Lane 3	Link 0, Lane 3		Link 0,			Link 0, Lane 3	Link 0, Lane 3			Link 0, Lane 3		
		Lane 2		_	link 0	_			, Link 0,		, Link 0,	l Lane 2	Link 0, Lane 2		Link 0,			Link 0,	, Link 0,			, Link 0,		
		Lane 1	Н	_	Lane	_	, Link 0,		, Link 0,		, Link 0,) Lane 1	, Link 0, 0 Lane 1		, Link 0,			, Link 0, 0 Lane 1	, Link 0,			, Link 0, 0 Lane 1		
		Lane 0		Link 0,	Lane	Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0,	Lane 0	Link 0, Lane 0		Link 0,	Link 0, Lane 0		Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0, Jane 0		
		Resulting Link		1 x8	(HOSt U ONLY)	(Host 0 only)	1 x2 (Host 0 only)	1x1 (Host 0 only)	1 x8 (Host 0 only)	2 x8	1 x8	(Host 0 only)	2 x8		1 x4 (Host 0 only)	1x2 (Host 0 only)		1 x8 (Host 0 only)	2 x8	2 x8	2 x8	2 x4 (EP 0 and 2 only)		
		BIF[2:0]#	00101	00101		00101	00101	00101	0b101	00101		00101	06101	00000	06101	00101	0b101	00101	0b101	0b101	00101	0b101	0b101	0b101
		Upstream Links	2 Links	2 Links	2 Links		2 Links	2 Links	2 Links	2 Links	2 Links		2 Links		2 Links	2 Links	2 Links	2 Links	2 Links	2 Links	2 Links	2 Links	2 Links	2 Links
2 x8, 2 x4, 2 x2, 2 x1		Upstream Devices		2 Upstream Sockets	2 Unstream Sockets		2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets		2 Upstream Sockets		2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets	2 Upstream Sockets
		Host	2 Host	2 Host	2 Host		2 Host	2 Host	2 Host	2 Host	2 Host		2 Host		2 Host	2 Host	2 Host	2 Host	2 Host	2 Host	2 Host	2 Host	2 Host	2 Host
	Add-in-Card	Encoding PRSNTB[3:0]#	0b1111	0b1110	0b1110		051110	001110	0b1101	0b1101	0b1100		001100		010100	061001	0b1000	060111	000110	000101	000100	050011	000010	000001
Dual Host, Two Upstream Sockets, Two Upstream Links	Supported Bifurcation Modes		Card Not Present	1 x8, 1 x4, 1 x2, 1 x1	1x1 1x2 1x1		1 x2, 1 x1	1x1	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	2×1		1 x8 Option D 4 x2 (First 8 lanes), 4 x1		xz (riist 6 idnes), 4 xı	2x4, 2x2, 2x1 1x4 1x2 1x1	ines), 4 x1	future x8 encoding	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1		4 x4, 4 x2, 4 x1	RSVD	RSVD
st, Two Upstrear		Min Card Card Short Width Name	Not Present	4 0 0 1	1 xo Option A	1×4	1×2	1×1	1 x8 Option B	2 x8 Option B		1 x8 Option D		T XTO ODIION D	2 x4	2	RSVD	1 x16 Option A	2 x8 Option A	1 x16 Option B	1 x16 Option C	4 ×4	RSVD	RSVD
Jal Ho		Ain Card Card S Width Name	n/a		7	20	20	2C	2C	4C		3C	9	7	RSVD	,	RSVD	4C	4C	4C	40	<u>ي</u>	RSVD	

Table 36: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)

		Lane 15							Host	Disabled	Link 3,				Link 3,	Lane 3										Link 3,	Lane 3	Link 3,	Lane 3		
	:	Lane 14							Host	Disabled Disabled	Link 3,	1			Link 3,	Lane 2										Link 3,	Lane 2	Link 3,	Lane 2		ĺ
		Lane 13			ĺ				Host	Disabled	Link 3,				Link 3,	Lane 1										Link 3,	Lane 1	Link 3,	Lane 1		ĺ
		Lane 12							Host	Disabled	Link 3,				Link 3,	Lane 0										Link 3,	Lane 0	Link 3,	Lane 0		
		Lane 11							Host	Disabled	Link 2,				Link 2,	Lane 3								Link 2, Lane 3	Link 2, Lane 3	Link 2,	Lane 3	Link 2,	Lane 3		
		Lane 10							Host	Disabled Disabled Disabled Disabled Disabled	Link 2,	4			Link 2,	Lane 2								Link 2, Lane 2	Link 2, Lane 2	Link 2,	Lane 2	Link 2,	Lane 2		
		Lane 9							Host	Disabled	Link 2,	1			Link 2,	Lane 1								Link 2, Lane 1	Link 2, Lane 1	Link 2,	Lane 1	Link 2,	Lane 1		
		Lane 8							Host	Disabled	Link 2,				Link 2,	Lane 0								Link 2, Lane 0	Link 2, Lane 0	Link 2,	Lane 0	Link 2,	Lane 0		
		Lane 7							Link 1,	Lane 3	Link 1,	link 1	Lane 3		Link 1,	Lane 3		Timb 4	Link 1, Lane 3							Link 1,	Lane 3	Link 1,	Lane 3		I
		rane 6							Link 1,	Lane 2	Link 1,	link 1	Lane 2		Link 1,	Lane 2		t deta	Lane 2							Link 1,	Lane 2	Link 1,	Lane 2		I
		Lane 5							Link 1,	Lane 1	Link 1,	link 1	Lane 1		Link 1,	Lane 1		Links 4	Lane 1	Link 1,	Lane 1					Link 1,	Lane 1	Link 1,	Lane 1		
		Lane 4							Link 1,	Lane 0	Link 1,	link 1	Lane 0		Link 1,	Lane 0		Link 4	Lane 0	Link 1,	Lane 0					Link 1,	Lane 0	Link 1,	Lane 0		
		Lane 3		Link 0,	0 1111	Link 0, Lane 3			Link 0,	Lane 3	Link 0,	linko	Lane 3		Link 0,	Lane 3		Orleit	Linku, Lane 3				Link 0, Lane 3	Link 0, Lane 3	Link 0, Lane 3	Link 0,	Lane 3	Link 0,	Lane 3		
		Lane 2		Link 0,		Link 0, Lane 2			Link 0,	Lane 2	Link 0,	linko	Lane 2		Link 0,	Lane 2		O dell	Link u, Lane 2				Link 0, Lane 2	Link 0, Lane 2	Link 0, Lane 2	Link 0,	Lane 2	Link 0,	Lane 2		
		Lane 1		Link 0,		Link 0, Lane 1	Link 0, Lane 1		Link 0,	Lane 1	Link 0,	linko	Lane 1		Link 0,	Lane 1		O dell	Link U, Lane 1	Link 0,	Lane 1		Link 0, Lane 1	Link 0, Lane 1	Link 0, Lane 1	Link 0,	Lane 1	Link 0,	Lane 1		
		Lane 0		Link 0,	1-1-1	Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0,	Lane 0	Link 0,	Linko	Lane 0		Link 0,	Lane 0		Other	Lane 0	Link 0,	Lane 0		Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0,	Lane 0	Link 0,	Lane 0		
	:	Resulting Link		1 x4 (Host 0 only)	44	1 x4 (Host 0 only)	1 x2 (Host 0 only)	1 x1 (Host 0 only)	2 x4		4 x4	2 v G			4 x4				2 X4	2 x2			1 x4 (Host 0 only)	2 x4 (Host 0 & 2 only)	2 x4 (Host 0 & 2 only)	4 x 4		4 x4			
	BIF[2:0]#		05110	0b110	İ	0b110	00110	00110	01110	OTTOO	0b110	İ	00110			0b110	00000	OTTON	0b110	ľ	0b110	0b110	0b110	00110	0b110	İ	0b110	0b110	01000	00110	
		Upstream Links	4 Links	4 Links	411/200	4 LINKS	4 Links	4 Links	4 Links		4 Links	Alinke			4 Links			4 LINKS	4 LINKS	4 Links		4 Links	4 Links	4 Links	4 Links	4 Links		4 Links	*****	4 LINKS	4 INK
4 x4, 4 x2, 4 x1		Upstream Devices	4 Upstream Sockets	4 Upstream Sockets	A Management of the same	4 Upstream sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Unetream Sorkete			4 Upstream Sockets			4 Upstream sockets	4 Upstream sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	****	4 Upstream Sockets	4 Upstream Sockers
	:	Host	4 Host	4 Host	4111	4 Host	4 Host	4 Host	4 Host		4 Host	4 Hoet			4 Host			4 HOST	4 HOST	4 Host		4 Host	4 Host	4 Host	4 Host	4 Host		4 Host		4 HOST	4 Host
2	Add-in-Card Encoding	PRSNTB[3:0]#	UD1111	051110	0	001110	001110	0b1110	001101		0b1101	001100			001100		01 0000	001011	OTOTOD	001001		0b1000	060111	000110	000101	000100		000011	010000	000010	Obolesi
Quad Host, Four Upstream Sockets, Four Upstream Links	Supported Bifurcation Modes		Card Not Present	1 x8, 1 x4, 1 x2, 1 x1		1 X4, 1 X2, 1 X1	1 x2, 1 x1	1×1	1 x8, 1 x4, 1 x2, 1 x1	1 x8 Option B 2 x4, 2 x2, 2 x1	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Ontion B d x4 d x2 d x1	1x1, 1x2, 1x2	2 1/4	1 x8 Option D 4 x2 (First 8 lanes), 4 x1	1×16, 1×8, 1×4	2 x8, 2 x4,	2 + x+, + x2 (FIISt & Idlies), + x1	RSVD	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	4 x2 (First 8 lanes), 4 x1	2 x2, 2 x1 1 x2, 1 x1	RSVD for future x8 encoding	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4	2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	4 x4, 4 x2, 4 x1			
lost, Four Upstre			Not Present	1 x8 Ontion A		1 x4	1x0	1x1		1 x8 Option B	2 v8 Ontion B	1000		1 x8 Option D			T	KSVD	2 x4		4 x2	RSVD	1 x16 Option A	2 x8 Option A	1 x16 Option B		1 x16 Option C		4 x4		
uad F	Min Car	Width	n/a	20		30	20	30		2C	JV	2		20			1	KSVD	20		30	RSVD	4C	40	4C		40		40	RSVD	S

Table 37: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links – First 8 lanes (BIF[2:0]#=0b111)

ad Host,	Four Upstrea	Quad Host, Four Upstream Sockets, Four Upstream links, First 8 PCIe lanes	ks, First 8 PCIe lane	ş	4 x2, 4 x1																	
Min Card Card Short	ard Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#															
Width Name	ame		PRSNTB[3:0]#	Host	Upstream Devices	Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3 La	Lane 4 Lar	Lane 5 Lan	Lane 6 Lane 7	7 Lane 8	8 Lane 9	Lane 10	Lane 11	Lane 12	Lane 13 La	Lane 14 Lane 15
n/a No	Not Present	Card Not Present	0b1111	4 Host	4 Upstream Sockets	4 x2 Links	0b111													Ī		
1	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	051110	4 Host	4 Upstream Sockets	4 x2 Links	0b111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1												
	1 x4	1 x4, 1 x2, 1 x1	051110	4 Host	4 Upstream Sockets	4 x2 Links	0b111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1												
	1×2	1 x2, 1 x1	051110	4 Host	4 Upstream Sockets	4 x2 Links	0b111	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1												
	1×1	1×1	051110	4 Host	4 Upstream Sockets	4 x2 Links	0b111	1x1 (Host 0 only)	Link 0, Lane 0													
1	x8 Option B	1 x8 Option B 2 x4, 2 x2, 2 x1	001101	4 Host	4 Upstream Sockets	4 x2 Links	0b111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1 D	Host Host Disabled Disabled		Link 2, Lin Lane 0 Lar	Link 2, Host Lane 1 Disable	Host Host Host Host Host Host Host Host	t Host led Disable	t Host ed Disable	Host ed Disabled	Host Disabled	Host Disabled	Host I	Host Host
2	x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	0b1101	4 Host	4 Upstream Sockets	4 x2 Links	0b111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1 D	Host Host Disabled Disabled		Link 2, Lin Lane 0 Lar	Link 2, Host Lane 1 Disable	Host Host Host Host Host Host Host Host Host Host Host Host Host Disabled Disabled	t Host led Disabled	t Host ed Disable	Host ed Disabled	Host Disabled	Host Disabled	Host Isabled Dis	Host Host isable
		1 x8, 1 x4 2 x4,	001100	4 Host	4 Upstream Sockets	4 x2 Links	0b111	4 x2	Link 0, Lane 0	Link 0, Lane 1	Link 1, L Lane 0 L	Link 1, Lir Lane 1 La	Link 2, Lin Lane 0 Lar	Link 2, Link 3, Lane 1 Lane 0	k3, Link3, ie 0 Lane 1	3,						
=	x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1									+	-	-	-	+							
	x16 Option D	1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	ONTIGO	4 11051	+ Opsuream sockets	4 XZ LIIIKS	0b111	74.	Lane 0	Lane 1	Lane 0 L	Lane 1 La	Lane 0 Lar	Lane 1 Lane 0	Lane 0 Lane 1	o et						
RSVD RS	RSVD	RSVD	061011	4 Host	4 Upstream Sockets	4 x2 Links	0b111															
	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	4 Host	4 Upstream Sockets	4 x2 Links	0b111	2 x2 (Host 0 & 1 only)	Link 0, Lane 0	Link 0, Lane 1	Link 1, L Lane 0 L	Link 1, Lane 1										
		4 x2 (First 8 lanes), 4 x1	001001	4 Host	4 Upstream Sockets	4 x2 Links		4 x2	Link 0,	_	_					3,						
	4 x2	2x2, 2x1 1x2, 1x1					0b111		Lane 0	Lane 1	Lane 0 L	Lane 1 La	Lane 0 Lar	Lane 1 Lane 0	e 0 Lane 1	-						
RSVD RS	RSVD	RSVD for future x8 encoding	001000	4 Host	4 Upstream Sockets	4 x2 Links	0b111															
1	1 x16 Option A	1×16, 1×8, 1×4, 1×2, 1×1	060111	4 Host	4 Upstream Sockets	4 x2 Links	0b111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1												
,	A mailton Co. C	2 x8, 2 x4, 2 x2, 2 x1	000110	4 Host	4 Upstream Sockets	4 x2 Links	0b111	1x2	Link 0,	Link 0,												
1	A NO OPTION A	1x16.1x8.1x4.1x2.1x1	000101	4 Host	4 Upstream Sockets	4 x2 Links		(most 0 offiny) 1 x2	Link 0.	Link 0.										Ť		\dagger
1	x16 Option B	1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1					0b111	(Host 0 only)	Lane 0	Lane 1												
Ĥ	x16 Option C	1x16,1x8,1x4 2x8,2x4,2x2,2x1 1x16,0ption C, 4x4,4x7,4x1	000100	4 Host	4 Upstream Sockets	4 x2 Links	0b111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1		5 S	Link 2, Lin Lane 0 Lar	Link 2, Lane 1								
	4 x4	4 x4, 4 x2, 4 x1	000011	4 Host	4 Upstream Sockets	4 x2 Links	0b111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1		2 2	Link 2, Lin Lane 0 Lar	Link 2, Lane 1								
		RSVD	000010	4 Host	4 Upstream Sockets	4 x2 Links	0b111															
	RSVD	RSVD	000001	4 Host	4 Upstream Sockets	4 x2 Links	0b111															
RSVD RS		UNSU	00000	41111					ĺ								ĺ					

3.9 Power Capacity and Power Delivery

There are four permissible power states: NIC Power Off, ID Mode, Aux Power Mode (S5), and Main Power Mode (S0). The transition of these states is shown in Figure 81. The max available power envelopes for each of these states are defined in Table 38.




Figure 81: Baseboard Power States

Table 38: Power States

Power State	PWR_EN	PERSTn	FRU	Scan	WAKEn	RBT	PCle	+3.3V	+12V
				Chain		Link	Link	_EDGE	_EDGE
NIC Power Off	Invalid /	Invalid /							
	Don't Care	Don't Care							
ID Mode	Low	Low	Х	Х				Χ	Χ
Aux Power	High	Low	Х	Х	Х	Χ		Х	Х
Mode (S5)									
Main Power	High	High	Х	Х	Х	Χ	Х	Х	Х
Mode (S0)									

3.9.1 NIC Power Off

In NIC power off mode, all power delivery has been turned off or disconnected from the baseboard. Transition to this state can be from any other state.

3.9.2 ID Mode

In the ID Mode, only +3.3V_EDGE is available for powering up management only functions. FRU and scan chain accesses are only allowed in this mode. The +12V_EDGE rail is not intended to be used in ID Mode, however leakage current may be present. The max leakage is defined in Section 3.10. An OCP NIC 3.0 card shall transition to this mode when PWR_EN=0 and PERST#=0.

3.9.3 Aux Power Mode (S5)

In Aux Power Mode provides both +3.3V_EDGE as well as +12V_EDGE is available. +12V_EDGE in Aux mode may be used to deliver power to the OCP NIC 3.0 card, but only up to the Aux mode budget as defined in Table 39. An OCP NIC 3.0 card shall transition to this mode when PWR_EN=1 and PERST#=0.

3.9.4 Main Power Mode (S0)

In Main Power Mode provides both +3.3V_EDGE and +12V_EDGE across the OCP connector. The OCP NIC 3.0 card operates in full capacity. Up to 80W may be delivered on +12V_EDGE for a Small Card and up to 150W for a Large Card. Additionally, up to 3.63W is delivered on each +3.3V_EDGE pin. An OCP NIC 3.0 card shall transition to this mode when PWR EN=1 and PERST#=1.

3.10 Power Supply Rail Requirements and Slot Power Envelopes

The baseboard provides +3.3V_EDGE and +12V_EDGE to both the Primary and Secondary Connectors. The rail requirements are leveraged from the PCle CEM 4.0 specification. For OCP NIC 3.0 cards, the requirements are as follows:

Power Rail	15W Slot	25W Slot	35W Slot	80W Slot	150W
	Small Card	Small Card	Small Card	Small Card	Large Card
	Hot Aisle	Hot Aisle	Hot Aisle	Cold Aisle	Cold Aisle
+3.3V_EDGE					
Voltage Tolerance	±9% (max)	±9% (max)	±9% (max)	±9% (max)	±9% (max)
Supply Current					
ID Mode	375mA (max)	375mA (max)	375mA (max)	375mA (max)	375mA (max)
Aux Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Main Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Capacitive Load	150μF (max)	150μF (max)	150μF (max)	150μF (max)	300μF (max)
+12V_EDGE					
Voltage Tolerance	±8% (max)	±8% (max)	±8% (max)	±8% (max)	±8% (max)
Supply Current					
ID Mode	100mA (max)	100mA (max)	100mA (max)	100mA (max)	100mA (max)
Aux Mode	0.7A (max)	1.1A (max)	1.5A (max)	3.3A (max)	6.3A (max)
Main Mode	1.25A (max)	2.1A (max)	2.9A (max)	6.6A (max)	12.5A (max)
Capacitive Load	500μF (max)	500μF (max)	1000μF (max)	1000μF (max)	2000μF (max)

Table 39: Baseboard Power Supply Rail Requirements – Slot Power Envelopes

Note: While cards may draw up to the published power ratings, the baseboard vendor shall evaluate its cooling capacity for each slot power envelope. Additionally, the baseboard shall advertise its slot power limits to aid in the overall board power budget allocation to prevent a high power card from being enabled in a lower power class slot. This is implemented via the Slot Power Limit Control mechanism as defined in the PCIe Base Specification. The end point silicon will power up in a low power state until power is negotiated.

The OCP NIC 3.0 FRU definition also provides a record for the max power consumption of the card. This value may also be used to aid in determining if the card may be enabled in a given OCP slot. Refer to Section 4.10.2 for the available FRU records.

3.11 Hot Swap Considerations for +12V EDGE and +3.3V EDGE Rails

For baseboards that support system hot (powered on) OCP NIC 3.0 card insertions and extractions, the system implementer shall consider the use of hotswap controllers on both the +12V_EDGE and +3.3V_EDGE pins to prevent damage to the baseboard or the OCP NIC 3.0 card. Hotswap controllers

help with in-rush current limiting while also providing overcurrent protection, undervoltage and overvoltage protection capabilities.

The hotswap controller may gate the +12V_EDGE and +3.3V_EDGE based on the PRSNTB[3:0]# value. Per Section 3.6.3, a card is present in the system when the encoded value is not 0b1111. The PRSNTB[3:0]# may be AND'ed together and connected to the hotswap controller to accomplish this result. Per the OCP NIC 3.0 mechanical definition (Section 3.1.1), the present pins are short pins and engage only when the card is positively seated.

Baseboards that do not support hot insertion, or hot extractions may opt to not implement these features.

3.12 Power Sequence Timing Requirements

The following figure shows the power sequence of PRSNTB[3:0]#, +3.3V_EDGE, +12V_EDGE relative to PWR_EN, BIF[2:0]#, PERSTn*, REFCLK stable, the OCP NIC 3.0 card power ramp and NIC_PWR_GOOD. Please refer to Section 3.5.4 for the NIC_PWR_GOOD definition.




Figure 82: Power-Up Sequencing




Figure 83: Power-Down Sequencing

Note1: REFCLK go inactive after PERST# goes active.

Note2: PEREST# goes active before the power on the connector is removed.

Note3: In the case of a surprise power down, PERST# goes active TFAIL after power is no longer stable.

Table 40: Power Sequencing Parameters

Parameter	Value	Units	Description
T _{ss}	20	ms	Max time between system +3.3V_EDGE and +12V_EDGE ramp to power stable.
T _{PL}	<25	ms	Max time between PWR_EN assertion to NIC_PWR_GOOD assertion.
T _{PVPERL}	>1	S	Minimum time between NIC_PWR_GOOD assertion and PERST# deassertion. For OCP NIC 3.0 applications, this value is >1 second. This is longer than the minimum value specified in the PCIe CEM Specification, Rev 4.0.
T _{PERST-CLK}	>100	μs	Min Time REFCLK is stable before PERST# inactive
T _{FAIL}	<500	ns	In the case of a surprise power down, PERST# goes active T_{FAIL} after power is no longer stable.

4 Management and Pre-OS Requirements

OCP NIC 3.0 card management is an important aspect to overall system management. This section specifies a common set of management requirements for OCP NIC 3.0 implementations. There are three types of implementations (RBT+MCTP Type, RBT Type, and MCTP Type) depending on the physical sideband management interfaces, transports, and traffic supported over different transports. An OCP NIC 3.0 implementation shall support at least one type of implementation for card management. For a given type of implementation, an OCP NIC 3.0 card shall support type specific requirements described in Sections 4.1 through 4.7.

4.1 Sideband Management Interface and Transport

OCP NIC 3.0 sideband management interfaces are used by a Management Controller (MC) or Baseboard Management Controller (BMC) to communicate with the NIC. Table 41 summarizes the sideband management interface and transport requirements.

Requirement	RBT+MCTP	RBT Type	MCTP
	Туре		Туре
NC-SI 1.1 compliant RMII Based Transport (RBT) including	Required	Required	N/A
physical interface defined in Section 10 of DMTF DSP0222			
I ² C compliant physical interface for FRU EEPROM	Required	Required	Required
SMBus 2.0 compliant physical interface	Required	N/A	Required
Management Component Transport Protocol (MCTP) Base	Required	N/A	Required
1.3 (DSP0236 1.3 compliant) over MCTP/SMBus Binding			
(DSP0237 1.1 compliant)			
PCIe VDM compliant physical interface	Optional	Optional	Optional
Management Component Transport Protocol (MCTP) Base	Optional	Optional	Optional
1.3 (DSP0236 1.3 compliant) over MCTP/PCIe VDM Binding			
(DSP0238 1.0 compliant)			

Table 41: Sideband Management Interface and Transport Requirements

4.2 NC-SI Traffic

DMTF DSP0222 defines two types of NC-SI traffic: Pass-Through and Control. Table 42 summarizes the NC-SI traffic requirements.

Requirement	RBT+MCTP	RBT Type	MCTP
	Type		Type
NC-SI Control over RBT (DMTF DSP0222 1.1 or later	Required	Required	N/A
compliant)			
NC-SI Control over MCTP (DMTF DSP0261 1.2 compliant)	Required	N/A	Required
NC-SI Pass-Through over RBT (DMTF DSP0222 1.1 compliant)	Required	Required	N/A
NC-SI Pass-Through over MCTP (DMTF DSP0261 1.2	Optional	N/A	Optional
compliant)			

Table 42: NC-SI Traffic Requirements

Note: A Management Controller (MC) is allowed to use NC-SI Control traffic only without enabling NC-SI pass-through.

4.3 Management Controller (MC) MAC Address Provisioning

An OCP NIC 3.0 compliant card that supports NC-SI pass-through shall provision one or more MAC addresses for Out-Of-Band (OOB) management traffic. The number of MC MAC addresses provisioned is implementation dependent. These MAC addresses are not exposed to the host(s) as available MAC addresses. The MC is not required to use these provisioned MAC addresses. Table 43 summarizes the MC MAC address provisioning requirements.

Table 43: MC MAC Address Provisioning Requirements

Requirement	RBT+MCTP Type	RBT Type	MCTP Type
One or more MAC Addresses shall be provisioned for the MC.	Required	Required	Optional
The OCP NIC 3.0 platform may use the NIC vendor allocated MAC addresses for the BMC. Each management channel requires a dedicated MAC address. Some platforms may employ multiple BMCs (or virtual BMCs) each with a dedicated MAC address. The NIC may also support multiple partitions on a physical port.			
The recommended MAC address allocation scheme is stated below.			
Assumptions: 1. The number of BMCs or virtual BMCs is the same as the number of hosts (1:1 relationship between each host and the BMC). 2. The maximum number of partitions on each port is the same.			
Variables:			
 num_ports - Number of Ports on the OCP NIC 3.0 card 			
max_parts - Maximum number of partitions on a port			
 num_hosts - Number of hosts supported by the NIC 			
• first_addr - The MAC address of the first port on the first host for the first partition on that port			
 host_addr[i] - base MAC address of ith host (0 i < num_hosts-1) 			
• bmc_addr[i] - base MAC address of i th BMC (0 ≤ i ≤ num_hosts-1)			

Formulae:			
host_addr[i] = first_addr + i*num_ports*(max_parts+1)			
The assignment of MAC address used by i th host on port j			
for the partition k is out of the scope of this			
specification.			
bmc_addr[i] = host_addr[i] + num_ports*max_parts			
• The MAC address used by i^{th} BMC on port j, where $0 \le i \le 1$			
num_hosts-1 and $0 \le j \le num_ports -1$ is $bmc_addr[i] + j$			
Support at least one of the following mechanism for	Required	Required	Optional
provisioned MC MAC Address retrieval:			
NC-SI Control/RBT (DMTF DSP0222 1.1 or later			
compliant)			
Note: This capability is planned to be included in revision			
1.2 of the NC-SI specification.			
NC-SI Control/MCTP (DMTF DSP0261 1.2 compliant)			

4.4 Temperature Reporting

An OCP NIC 3.0 implementation can have several silicon components including one or more ASICs implementing NIC functions and one or more transceiver modules providing physical network media connectivity. For the system management, it is important that temperatures of these components can be retrieved over sideband interfaces.

The temperature reporting interface shall be accessible in Aux Power Mode (S5), and Main Power Mode (S0). Table 44 summarizes temperature reporting requirements. These requirements improve the system thermal management and allow the baseboard management device to access key component temperatures on an OCP NIC 3.0 card. When the temperature reporting function is implemented, it is recommended that the temperature reporting accuracy is within ±3°C.

Table 44: Temperature Reporting Requirements

Quirement RBT+MCTP RBT

Requirement	RBT+MCTP	RBT Type	MCTP Type
	Type		
Component Temperature Reporting for a	Required	Required	Required
component with TDP ≥8W			
Component Temperature Reporting for a	Recommended	Recommended	Recommended
component with TDP <8W			
When the temperature sensor reporting	Required	Required	Required
function is implemented, the OCP NIC 3.0 card			
shall support PLDM for Platform Monitoring			
and Control (DSP0248 1.1 compliant) for			
temperature reporting.			
When the temperature sensor reporting	Required	Required	Required
function is implemented, the OCP NIC 3.0 card			
shall report upper-warning, upper-critical, and			

upper-fatal thresholds for PLDM numeric sensors. Note: For definitions of the warning, critical,			
and fatal thresholds, refer to DSP0248 1.1.			
When the temperature reporting function is	Required	Required	Required
implemented using PLDM numeric sensors, the temperature tolerance shall be reported.			
Support for NIC self-shutdown.	Required	Required	Required
The purpose of this feature is to "self-protect" the NIC from permanent damage due to high operating temperature experienced by the NIC.			
The NIC shall monitor its temperature and shut-down itself as soon as the threshold value is			
reached. The value of the self-shutdown			
threshold is implementation specific. It is recommended that the self-shutdown			
threshold value is higher than the maximum			
junction temperature of the ASIC implementing			
the NIC function and this value is between the critical and fatal temperature thresholds.			
Note: It is assumed that a system management function will prevent a component from reaching its fatal threshold temperature.			
The OCP NIC 3.0 card does not need to know			
the reason for the self-shutdown threshold			
crossing (e.g. fan failure). After entering the			
self-shutdown state, the OCP NIC 3.0 card is not required to be operational. This might cause			
the system with the OCP NIC 3.0 card to			
become unreachable via the NIC. An AC power			
cycle of the system may be required to bring			
the NIC back to an operational state. In order to			
recover the NIC from the self-shutdown state, the OCP NIC 3.0 card should go through the NIC			
power off state as described in Section 3.9.1.			

4.5 Power Consumption Reporting

An OCP NIC 3.0 implementation may be able to report the power consumed by one or more component implementing NIC functions. It is important for the system management that the information about the power consumption can be retrieved over sideband interfaces. Table 45 summarizes power consumption reporting requirements.

Table 45: Power Consumption Reporting Requirements

Requirement	RBT+MCTP	RBT Type	МСТР
	Туре		Type
Component Estimated Power Consumption Reporting	Required	Required	Required
Component Runtime Power Consumption Reporting	Optional	Optional	Optional
PLDM for Platform Monitoring and Control (DSP0248 1.1	Required	Required	Required
compliant) for component power consumption reporting			

4.6 Pluggable Transceiver Module Status and Temperature Reporting

Pluggable modules like an optical module or a direct attached copper cable is used to connect an OCP NIC to a physical medium. It is important to know the presence of pluggable modules and information about insertion/deletion of pluggable modules. Table 46 summarizes pluggable module status reporting requirements.

RBT+MCTP	RBT Type	MCTP
Туре		Type
Required	Required	Required
Required	Required	Required
	Type Required	Type Required Required

Table 46: Pluggable Module Status Reporting Requirements

4.7 Management and Pre-OS Firmware Inventory and Update

An OCP NIC 3.0 implementation can have different types of firmware components for data path, control path, and management path operations. It is desirable that OCP NIC 3.0 implementations support an OS-independent mechanism for the management firmware update. It is desirable that the management firmware update does not require a system reboot for the new firmware image to become active. Table 47 summarizes the firmware inventory and update requirements.

Requirement	RBT+MCTP	RBT Type	MCTP
	Type		Туре
Network boot in UEFI driver (supporting both IPv4 and	Required	Required	Required
IPv6 addressing for network boot)			
UEFI secure boot for UEFI drivers	Required	Required	Required
UEFI secure firmware update	Required	Required	Required
PLDM for Firmware Update (DSP0267 1.0 compliant)	Required	Recommended	Required

Table 47: Management and Pre-OS Firmware Inventory and Update Requirements

4.7.1 Secure Firmware

It is highly recommended that an OCP NIC 3.0 card supports a secure firmware feature. In the future versions of the OCP NIC 3.0 specification, the secure firmware feature is intended to be required. When the secure firmware feature is enabled and where export compliance permits, the OCP NIC 3.0 card shall verify firmware components prior to the execution, execute only signed and verified firmware components, and only allow authenticated firmware updates. Where applicable, an OCP NIC 3.0

implementation shall use the guidelines provided in NIST SP 800-193 (draft) Platform Resiliency Guidelines for the following secure firmware functions:

Signed Firmware Updates

- Ensure only valid/authenticated firmware updates can be applied. Refer to: NIST 800-193
 Section 3.5 Firmware Update Mechanisms, and 4.1.2 Root of Trust for Update (RTU) and
 Chain of Trust for Update (CTU)
- Ensure authentication mechanisms cannot be bypassed. Refer to NIST 800-193 Section 4.2
 Protection.

Secure Boot

- Only boot trusted/authenticated firmware: NIST 800-193 4.1.3 Root of Trust for Detection (RTD) and Chain of Trust for Detection (CTD), and Section 4.3 Detection
- o Recovery mechanism in case of boot failure: NIST 800-193 Section 4.4 Recovery

4.7.2 Firmware Inventory

The OCP NIC 3.0 card shall allow queries to obtain the firmware component versions, device model, and device ID via in-band and out-of-band interfaces without impacting NIC function and performance of said paths.

4.7.3 Firmware Inventory and Update in Multi-Host Environments

A multi-host capable OCP NIC 3.0 card shall gracefully handle concurrent in-band queries from multiple hosts and out-of-band access from the BMC for firmware component versions, device model, and device ID information.

A multi-host capable OCP NIC 3.0 card shall only permit one entity to perform write accesses to NIC firmware at a time, without creating contention.

A multi-host capable OCP NIC 3.0 card shall gracefully handle exceptions when more than one entity attempts to perform concurrent NIC firmware writes.

4.8 NC-SI Package Addressing and Hardware Arbitration Requirements

NC-SI over RBT is implemented via RMII pins between the MC and the OCP NIC 3.0 card. Protocol and implementation details of NC-SI over RBT can be found in the DMTF DSP0222 standard.

4.8.1 NC-SI over RBT Package Addressing

NC-SI over RBT capable OCP NIC 3.0 cards shall use a unique Package ID per ASIC when multiple ASICs share the single NC-SI physical interconnect to ensure there are no addressing conflicts.

Baseboards use the Slot_ID pin on the Primary Connector for this identification. The Slot_ID value may be directly connected to GND (Slot ID = 0), or pulled up to +3.3V_EDGE (Slot ID = 1).

Package ID[2:0] is a 3-bit field and is encoded in the NC-SI Channel ID as bits [7:5]. Package ID[2] defaults to 0b0 in the NC-SI specification, but is optionally configurable if the target silicon supports configuring this bit. Package ID[1] is directly connected to the SLOT_ID pin. Package ID[0] is set to 0b0 for Network Controller ASIC #0. For an OCP NIC 3.0 card with two discrete silicon instances, Package ID[0] shall be set

to 0b1 for Network Controller ASIC #1. Refer to the specific endpoint device datasheet for details on the Package ID configuration options.

Up to four silicon devices are supported on the bus if only Package ID[1:0] is configurable (e.g. Package ID[2] is statically set to 0b0). Up to eight silicon devices are supported on the NC-SI bus if Package ID[2:0] are all configurable.

Refer to the DMTF DSP0222 standard for more information on package addressing, Slot ID and Package ID.

4.8.2 Arbitration Ring Connections

For baseboards that implement two or more Primary Connectors, the NC-SI over RBT arbitration ring may be connected to each other. The arbitration ring shall support operation with a one card, or both cards installed. Figure 71 shows an example connection with dual Primary Connectors.

4.9 SMBus 2.0 Addressing Requirements

The SMBus provides a low speed management bus for the OCP NIC 3.0 card. The FRU EEPROM and on-board temperature sensors are connected on this bus. Additionally, network controllers may utilize the SMBus interface for MCTP communications. Proper power domain isolation shall be implemented on the NIC.

4.9.1 SMBus Address Map

OCP NIC 3.0 cards shall support SMBus ARP (be ARP-capable) to allow the cards to be dynamically assigned addresses for MCTP communications to avoid address conflicts and eliminate the need for manual configuration of addresses. The address type of dynamic addresses can be either dynamic and persistent address device or dynamic and volatile address device. Refer to SMBus 2.0 specification and Section 6.11 of DSP0237 1.1 for details on SMBus address assignment.

A system implementation may choose to only use fixed addresses for an OCP NIC 3.0 card on the system. The assignment of these fixed addresses is system dependent and outside the scope of this specification. When fixed addresses are assigned to OCP NIC 3.0 card, then the OCP NIC 3.0 card shall be a fixed and discoverable SMBus device. Refer to SMBus 2.0 specification for more details.

All predefined SMBus addresses for OCP NIC 3.0 are shown in Table 48. Baseboard and OCP NIC 3.0 card designers must ensure additional devices do not conflict. The addresses shown are in 8-bit format and represent the read/write address pair.

Address (8-bit)	Device	Notes
0xA0 / 0xA1 – SLOT0	EEPROM	On-board FRU EEPROM.
0xA2 / 0xA3 – SLOT1		
		Mandatory. Powered from Aux power domain.
		The EEPROM ADDRO pin shall be connected to the SLOT_ID pin on the OCP NIC 3.0 card gold finger to allow up to two OCP NIC 3.0 cards to exist on the same I ² C bus.

Table 48: SMBus Address Map

4.10 FRU EEPROM

4.10.1 FRU EEPROM Address, Size and Availability

The FRU EEPROM provided for the baseboard to determine the card type and is directly connected to the SMBus on the card edge. Only one EEPROM is required for a single physical OCP NIC 3.0 card regardless of the PCIe width or number of physical card edge connectors it occupies. The FRU EEPROM shall be connected to the Primary Connector SMBus.

The EEPROM is addressable at the addresses indicated in Table 48. The write/read pair is presented in 8-bit format. The size of EEPROM shall be at least 4Kbits for the base EEPROM map. OCP NIC 3.0 card suppliers may use a larger size EEPROM if needed to store vendor specific information.

The FRU EEPROM is readable in all three power states (ID mode, AUX(S5) mode, and MAIN(S0) mode.

4.10.2 FRU EEPROM Content Requirements

The FRU EEPROM shall follow the data format specified in the IPMI Platform Management FRU Information Storage Definition v1.2. Both the Product Info and Board Info records shall be populated in the FRU EEPROM. The OEM record 0xC0 is used to store specific records for the OCP NIC 3.0. For an OCP NIC 3.0 card, the FRU EEPROM OEM record content based on the format defined in Table 49 shall be populated.

Offset	Length	Description
0	3	Manufacturer ID, LS Byte first (3 bytes total).
		For OCP NIC 3.0 compliant cards, the value of this field shall be set to the OCP IANA assigned number. This value is 0x7FA600, LS byte first. (42623 in decimal)
3	1	OCP NIC 3.0 FRU OEM Record Version. For OCP NIC 3.0 cards compliant to this specification, the value of this field shall be set to 1.
4	1	Card Max power (in Watts) in MAIN(S0) mode. Rounded up to the nearest Watt for fractional values.
5	1	Card Max power (in Watts) in AUX(S5) mode. Rounded up to the nearest Watt for fractional values.
6	1	Hot Aisle Card Cooling Tier.
		The encoded value reports the OCP NIC 3.0 Card Hot Card Cooling Tier as defined in Section 6.6.1.
		0x00 – RSVD
		0x01 – Hot Aisle Cooling Tier 1
		0x02 – Hot Aisle Cooling Tier 2
		0x03 – Hot Aisle Cooling Tier 3 0x04 – Hot Aisle Cooling Tier 4
		0x05 – Hot Aisle Cooling Tier 5
		0x06 – Hot Aisle Cooling Tier 6
		0x07 – Hot Aisle Cooling Tier 7
		0x08 – Hot Aisle Cooling Tier 8
		0x09 – Hot Aisle Cooling Tier 9

0x0A – Hot Aisle Cooling Tier 10 0x0B – Hot Aisle Cooling Tier 11 0x0C – Hot Aisle Cooling Tier 12

Table 49: FRU EEPROM Record - OEM Record 0xC0, Offset 0x00

	1	0x0D – 0xFE – Reserved
		0xFF – Unknown
7	1	Cold Aisle Card Cooling Tier.
•	_	The encoded value reports the OCP NIC 3.0 Card Cold Aisle Cooling Tier as
		defined in Section 6.6.2.
		0x00 – RSVD
		0x01 – Cold Aisle Cooling Tier 1
		0x02 – Cold Aisle Cooling Tier 2
		0x03 – Cold Aisle Cooling Tier 3
		0x04 – Cold Aisle Cooling Tier 4 0x05 – Cold Aisle Cooling Tier 5
		0x06 – Cold Aisle Cooling Tier 5 0x06 – Cold Aisle Cooling Tier 6
		0x07 – Cold Aisle Cooling Tier 7
		0x08 – Cold Aisle Cooling Tier 8
		0x09 – Cold Aisle Cooling Tier 9
		0x0A – Cold Aisle Cooling Tier 10
		0x0B – Cold Aisle Cooling Tier 11
		0x0C – Cold Aisle Cooling Tier 12
		0x0D – 0xFE – Reserved
0		0xFF – Unknown
8	1	Card active/passive cooling.
		This bit defines if the card has passive cooling (there is no fan on the card) or active cooling (a fan is located on the card).
		0x00 – Passive Cooling
		0x01 – Active Cooling
		0x02-0xFE – Reserved
		0xFF — Unknown
9	2	Hot aisle standby airflow requirement
		The encoded value represents the amount of airflow, in LFM, required to cool
		the card in AUX (S5) mode while operating in a hot aisle environment.
		Byte 9 is the LS byte, byte 10 is the MS byte.
		0x0000-0xFFFE – LFM required for cooling card in Hot Aisle Operation.
		0xFFFF – Unknown.
11	2	Cold aisle standby airflow requirement
		The encoded value represents the amount of airflow, in LFM, required to cool
		the card in AUX (S5) mode while operating in a cold aisle environment.
		Byte 11 is the LS byte, byte 12 is the MS byte.
		0x0000-0xFFFE – LFM required for cooling card in Cold Aisle Operation. 0xFFFF – Unknown.
13	1	Temperature Target Max – ASIC 0.
		The T_{max} value of ASIC 0. The temperature value is in degrees Celsius.
14	1	Temperature Target Max – ASIC 1.
		The T_{max} value of ASIC 0. The temperature value is in degrees Celsius.
15:30	16	Reserved for future use.
		Set each byte to 0xFF for this version of the specification.
31	1	Number of physical controllers (N). Value is an equal to or greater than 0.
		•

Open Compute Project • NIC • 3.0

Rev 0.63

		A value of 0 denotes that no controllers exist on the OCP NIC 3.0 card.
32:47	16	Controller 1 UDID. MS Byte First (to align the FRU order to the reported UDID order on the SMBus)
32+16*(N- 1):16*N+31	16	Controller N UDID. MS Byte First (to align the FRU order to the reported UDID order on the SMBus). This field is applicable for values of N≥2.

5 Routing Guidelines and Signal Integrity Considerations

5.1 NC-SI Over RBT

For the purposes of this specification, the min and max electrical trace length of the NC-SI signals shall be between 2 inches and 4 inches. The traces shall be implemented as 50 Ohm impedance controlled nets.

5.2 PCle

This section is a placeholder for the PCIe routing guidelines and SI considerations.

OCP NIC 3.0 card suppliers shall follow the PCIe routing specifications. At this time, the OCP NIC 3.0 subgroup is working to identify and agree to the channel budget for an OCP NIC 3.0 card and leave sufficient margin for the baseboard. Refer to the PCIe CEM and PCIe Base specifications for end-to-end channel signal integrity considerations.

6 Thermal and Environmental

6.1 Airflow Direction

The OCP NIC 3.0 is designed to operate in either of two different airflow directions which are referred to as Hot Aisle and Cold Aisle. In both Hot Aisle and Cold Aisle configurations all airflow is directed over the topside of the card. Component placement must assume that no airflow will exist on the bottom side of the card. The local approach air temperature and speed to the card is dependent on the capability of the system adopting OCP NIC 3.0 card. These parameters may be impacted by the operational altitude and relative humidity in Hot Aisle or Cold Aisle configurations. Design boundary conditions for Hot Aisle and Cold Aisle cooling are included below in Sections 6.1.1 and 6.1.2 respectively.

The two airflow directions should not result in multiple thermal solutions to separately satisfy the varying thermal boundary conditions. Ideally, any specific OCP NIC 3.0 card design should function in systems with either Hot Aisle or Cold Aisle cooling. Thermal analysis in support of this specification have shown the Hot Aisle configuration to be more challenging than Cold Aisle but card vendors should make that determination for each card that is developed.

6.1.1 Hot Aisle Cooling

The airflow in typical server systems will approach from the card edge or heatsink side of the card. This airflow direction is referred to as Hot Aisle cooling and is illustrated below in Figure 84. The term Hot Aisle refers to the card being located at the rear of the system where the local inlet airflow is preheated by the upstream system components (e.g. HDD, CPU, DIMM, etc.).




Figure 84: Airflow Direction for Hot Aisle Cooling

The boundary conditions for Hot Aisle cooling are shown below in Table 50 and Table 51. The low temperature is listed at 5°C and assumes fresh air could be ducted to the back of the system from the front. More typically the inlet temperature to the OCP NIC 3.0 card will be in the same range as PCIe cards located at the back of the system – 55°C. Depending on the system design, power density, and airflow the inlet temperature to the OCP NIC 3.0 card may be as high as 60°C or 65°C. The airflow velocities listed in Table 51 represent the airflow velocities typical in mainstream servers. Higher airflow

velocities are available within the Hot Aisle cooling tiers listed in Table 55 but card designers must be sure to understand the system level implications of such high card LFM requirements.

Table 50: Hot Aisle Air Temperature Boundary Conditions

	Low	Typical	High	Max
Local Inlet air	5ં℃	55°C	60°C	65°C
temperature	(system inlet)	33 C	00 C	03 C

Table 51: Hot Aisle Airflow Boundary Conditions

	Low		High	Max	
Local inlet air	50 LFM	100-200 LFM	300 LFM	System	
velocity	30 LFIVI	100-200 LFIVI	300 LFIVI	Dependent	

6.1.2 Cold Aisle Cooling

When installed in the front of a server the airflow will approach from the I/O connector (e.g. SFP, QSFP or RJ-45) side of the card. This airflow direction is referred to as Cold Aisle cooling and is illustrated below in Figure 85. The term Cold Aisle refers to the card being located at the front of the system where the local inlet airflow is assumed to be the same temperature as the system inlet airflow.

Figure 85: Airflow Direction for Cold Aisle Cooling

The boundary conditions for Cold Aisle cooling are shown below in Table 52 and Table 53. The temperature values listed in Table 52 assume the inlet temperature to the OCP NIC 3.0 card to be the same as the system inlet. The low, typical, high, and max temperatures listed align with the ASHRAE A1, A2, A3, and A4 environmental classes. Depending on the system, the supported ASHRAE class may be limit the maximum temperature to the OCP 3.0 NIC card. However, for more broad industry support, cards should be designed to the upper end of the ASHRAE classes (i.e. A4).

Table 52: Cold Aisle Air Temperature Boundary Conditions

	Low	Typical	High	Max
Local Inlet Air	et Air 25-35°C		40°C	45°C
Temperature	3 C	ASHRAE A1/A2	ASHRAE A3	ASHRAE A4

Table 53: Cold Aisle Airflow Boundary Conditions

	Low	Typical	High	Max
Local Inlet Air	50 LFM	100 LEM	200 LFM	System
Velocity	SU LFIVI	100 LFM	ZUU LFIVI	Dependent

6.2 Design Guidelines

The information in this section is intended to serve as a quick reference guide for OCP NIC 3.0 designers early in the design process. The information should be used as a reference for upfront thermal design and feasibility and should not replace detailed card thermal design analysis. The actual cooling capability of the card shall be defined based on the testing with the OCP NIC 3.0 thermal test fixture documentation in Section 6.4.

6.2.1 ASIC Cooling – Hot Aisle

The ASIC or controller chip is typically the highest power consumer on the card. Thus, as OCP NIC 3.0 cards are developed it is important to understand the ASIC cooling capability. Figure 86 below provides an estimate of the maximum ASIC power that can be supported as a function of the local inlet velocity for the small card form factor. Each curve in Figure 86 represents a different local inlet air temperature from 45°C to 65°C.

The curves shown in Figure 86 were obtained using CFD analysis of a reference OCP NIC 3.0 small form factor card. The reference card has a 20mm x 20mm ASIC with two QSFP connectors. Figure 87 shows a comparison of the 3D CAD and CFD model geometry for the reference OCP NIC 3.0 card. Additional card geometry parameters and boundary conditions used in the reference CFD analysis are summarized in Table 54. The OCP NIC 3.0 simulation was conducted within a virtual version of the test fixture defined in Section 6.4.

An increase in the supported ASIC power or a decrease in the required airflow velocity may be achieved through heatsink size and material changes. For example, a larger heatsink or a heatsink made out of copper could improve ASIC cooling and effectively shift up the supportable power curves shown in Figure 86.





Figure 86: ASIC Supportable Power for Hot Aisle Cooling – Small Card Form Factor





OCP NIC 3.0 Form Factor Small Card Heatsink Width 65mm Heatsink Length 54mm Heatsink Height 9.24mm **Heatsink Base Thickness** 1.5mm Fin Count/Thickness 28/0.5mm Heatsink Material **Extruded Aluminum** ASIC Width 20 20 **ASIC Length** 2.26 **ASIC** Height ASIC Theta-JC 0.17 C/W ASIC Theta-JB 10 C/W

34 W/mK

0.33 W/mK

95°C

Two QSFP @ 3.5W each

OCP PCB In-Plane Conductivity

OCP PCB Normal Conductivity

ASIC Max T-case

OCP NIC 3.0 I/O Connectors

Table 54: Reference OCP NIC 3.0 Small Card Geometry

It is important to point out that the curves shown in Figure 86 represent only the maximum ASIC power that can be supported vs. the supplied inlet velocity. Other heat loads on the card may require airflow velocities above and beyond that required to cool the ASIC. SFP or QSFP optical transceivers located downstream of the AISC will in many cases pose a greater cooling challenge than the ASIC cooling. Cooling the optical transceivers becomes even more difficult as the ASIC power is increased due to additional preheating of the air as it moves through the ASIC heatsink. OCP NIC 3.0 designers must consider all heat sources early in the design process to ensure the card thermal solution is sufficient for the feature set.

Card designers must also consider the airflow capability of the server systems that the cards are targeted for use within. Figure 88 below shows the ASIC supportable power curves with an overlay of three server airflow capability ranges. Designers must ensure that their thermal solutions and resulting card airflow requirements fall within the range of supportable system airflow velocity. Cards that are under-designed (e.g. require airflow greater than the system capability) will have thermal issues when deployed into the server system. Card designers are advised to work closely with system vendors to ensure they target the appropriate airflow and temperature boundary conditions.




Figure 88: Server System Airflow Capability – Hot Aisle Cooling

6.2.2 ASIC Cooling – Cold Aisle

Compared to the Hot Aisle cooling there are several key differences for Cold Aisle ASIC cooling. With Cold Aisle cooling the airflow is pulled from the I/O connector side of the card. The I/O connectors and faceplate venting may affect the airflow through the ASIC heatsink. The I/O connectors may also preheat the airflow by some amount. In a Cold Aisle cooling configuration, other parallel airflow paths may result in less airflow passing over and through the OCP NIC 3.0 card compared to the Hot Aisle. The ASIC cooling analysis for Cold Aisle was conducted utilizing the same geometry and boundary conditions described in Figure 87 and Table 54 with airflow moving from I/O connector to ASIC (opposite to the Hot Aisle analysis). Figure 89 below shows the results of this analysis for the Cold Aisle cooling configuration. Each curve in Figure 89 represents a different system inlet air temperature from 25°C to 45°C.




Figure 89: ASIC Supportable Power for Cold Aisle Cooling – Small Card Form Factor

Similar to Figure 88 for Hot Aisle cooling, Figure 90 below shows the ASIC supportable power curves with an overlay of three Cold Aisle server airflow capability ranges. Designers must ensure that their thermal solutions and resulting card airflow requirements fall within the range of supportable Cold Aisle system airflow velocity. Cards that are under-designed (e.g. require airflow greater than the system capability) will have thermal issues when deployed into the server system. Card designers are advised to work closely with system vendors to ensure they target the appropriate airflow and temperature boundary conditions for both Hot and Cold Aisle cooling.




Figure 90: Server System Airflow Capability - Cold Aisle Cooling

A comparison of Hot Aisle (55°C) and Cold Aisle (35°C) ASIC cooling capability curves is shown below in Figure 91. The comparison shows the Hot Aisle ASIC cooling capability at 12W at 150LFM while the cold Aisle cooling capability shows support for 19W at 150LFM. In general, based on the reference geometry, the Cold Aisle cooling configuration allows for higher supported ASIC power at lower velocities due primarily to the lower inlet temperatures local to the OCP NIC 3.0 card when in the Cold Aisle cooling configuration.




Figure 91: ASIC Supportable Power Comparison – Small Card Form Factor

6.3 Thermal Simulation (CFD) Modeling

Thermal simulation of OCP NIC 3.0 cards using CFD is recommended. The information that follows includes details of the geometry that should be used for CFD modeling of the OCP NIC 3.0 Small form factor. The geometry described below was developed to ensure consistency across card vendors when analyzing the card cooling and thermal solution. The geometry to be used for CFD analysis is based on the OCP NIC 3.0 thermal test fixture detailed in Section 6.4.

6.3.1 CFD Geometry – Small Card

The geometry to be used for CFD analysis is defined by the following parameters:

- Sheet metal enclosure
- Internal width: 128mm
- Internal height: 40.6mm
- Internal length: 256.7mm
- Fixture Faceplate Open Area Ratio: 25% (as shown in Figure 92)
- Internal height between top side of board and fixture cover: 34.94mm
- OCP Card is centered on the width of the host PCB.
- Inlet temperature boundary condition: desired approach temperature, e.g. 55°C
- Airflow boundary condition: Desired volume flow in the range of 1 to 20 CFM
- OCP NIC 3.0 local velocity monitor:
- Hot Aisle Cooling monitor plane 25mm upstream from ASIC heatsink
- Cold Aisle Cooling monitor planes upstream and downstream of ASIC heatsink depending on I/O connector proximity to ASIC heatsink.

CAD step files for the Hot Aisle CFD geometry are available for download here: NEED A LINK CAD step files for the Cold Aisle CFD geometry are available for download here: NEED A LINK

6.3.2 Optics Simulation Modeling

This section TBD.

6.4 Thermal Test Fixture – Small Card

Full definition of the thermal test fixture will be included in a future specification release. Images of preliminary design are shown in Figure 92 and Figure 93.

CAD Files for the current revision of the test fixture are available for download here: NEED A LINK.





Figure 92: Small Card Thermal Test Fixture Preliminary Design





6.5 Sensor Requirements

See Sections 4.4 to 4.6 for information relating to temperature sensor and reporting requirements.

6.6 Card Cooling Tiers

Section 4.10.2 defines a number of registers that may be read by the associated baseboard system. Two of these registers provide the Hot Aisle and Cold Aisle Card Cooling Tiers that may be used for fan speed control. The Card Cooling Tiers relate the card local inlet temperature to the required local inlet velocity which allows the system to set fan speeds according to the cooling requirements of the card.

The Card Cooling Tier registers are particularly useful for systems that do not implement temperature sensor monitoring. The register may also be used as a backup for cards that do implement temperature sensor monitoring.

6.6.1 Hot Aisle Cooling Tiers

Card Cooling Tiers for Hot Aisle Cooling are defined in Table 55. Future releases of this specification will provide more detail to the Card Cooling Tier curve definition.

	Tar	Target Operating Region			Target Operating Region Server Airflow High Fan Speed Non-Typical Server Airflow - Subject to System Non-Typical Server - Subject to System Non-Typical Server - Subject to System Non-Typical Server - Subject to System			to System (Capability			
OCP NIC 3.0 Local Inlet Temperature [°C]	Tier 1	Tier 2	Tier 3	Tier 4	Tier 5	Tier 6	Tier 7	Tier 8	Tier 9	Tier 10	Tier 11	Tier 12
5												
10												
15								gre	25			
20						11						
25				\\			ر د از ا	9)				
30				V	ניש עון	3						
35												
40												
45												
50												
55	50	100	150	200	250	300	350	400	450	500	750	1000
60												
65												

Table 55: Hot Aisle Card Cooling Tier Definitions

6.6.2 Cold Aisle Cooling Tiers

Card Cooling Tiers for Cold Aisle Cooling are defined in Table 56. Future releases of this specification will provide more detail to the Card Cooling Tier curve definition.

Server Airflow Target Operating Region Non-Typical Server Airflow - Subject to System Capability **High Fan Speed** OCP NIC 3.0 Local Tier 1 Tier 2 Tier 3 Tier 4 Tier 5 Tier 6 Tier 7 Tier 8 Tier 9 Tier 10 Tier 11 Tier 12 Inlet Temperat ure [°C] Work in Progress 10 15 20 25 30 150 200 35 50 100 250 300 350 400 450 500 1000 40 45 50 55 60 65

Table 56: Cold Aisle Card Cooling Tier Definitions

6.7 Shock & Vibration

This specification does not cover the shock and vibration testing requirements for an OCP NIC 3.0 add in card or its associated baseboard systems. OCP NIC 3.0 components are deployed in various environments. It is up to each OCP NIC 3.0 card and baseboard vendor to decide how the shock and vibration tests shall be done.

6.8 Gold Finger Plating Requirements

This section defines the minimum plating/quality requirements for the OCP NIC 3.0 gold fingers.

Per Section 6.4 (Environmental Requirements) of the PCIe CEM specification, the minimum gold finger plating is 30 microinches of gold over 50 microinches of nickel. OCP NIC 3.0 card vendors shall individually evaluate the minimum plating required. The recommendation for OCP NIC 3.0 is to 30 microinches of gold over 150 microinches of nickel.

7 Regulatory

7.1 Required Compliance

An OCP NIC 3.0 card shall meet the following Environmental, EMC and safety requirements.

7.1.1 Required Environmental Compliance

- China RoHS Directive
- **EU RoHS 2 Directive (2011/65/EU)** aims to reduce the environmental impact of electronic and electrical equipment (EEE) by restricting the use of certain hazardous materials. The substances banned under RoHS are lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls, polybrominated diphenyl ether, and four phthalates.
- **EU REACH Regulation (EC) No 1907/2006** addresses the production and use of chemical substances and their potential impact on human health and the environment.
- **EU Waste Electrical and Electronic Equipment ("WEEE")** Directive (2012/19/EU) mandates the treatment, recovery and recycling of EEE.
- The Persistent Organic Pollutants Regulation (EC) No. 850/2004 bans production, placing on the market and use of certain persistent organic pollutants.
- The California Safe Drinking Water and Toxic Enforcement Act of 1986 ("Prop 65") sets forth a list of regulated chemicals that require warnings in the State of California.
- The Packaging and Packaging Waste Directive 94/62/EC limits certain hazardous substances in the packaging materials
- Batteries Directive 2006/66/EC regulates the manufacture and disposal of all batteries and accumulators, including those included in appliances.

7.1.2 Required EMC Compliance

Radiated and Conducted Emissions requirements are based on deployed geographical locations.
 Refer to Table 57 for details.

Table 57: FCC Class A Radiated and Conducted Emissions Requirements Based on Geographical Location

Targeted Geography	Applicable Specifications
USA	FCC, 47 CFR Part 15, Class A digital device (USA)
Canada	ICES-003, class A (CAN)
EU	EN 55032: 2015 Class A Radiated and Conducted Emissions requirements for European Union
	EN 55024: 2010 Immunity requirements for European Union (EU)
Australia/New Zealand	AS/NZS CISPR 22:2009 + A1:2010 Class A and
	CISPR 32:2015 for Radiated and Conducted Emissions
	requirements
Japan	VCCI:2015-04 Class A Radiated and Conducted Emissions requirements
Korea	KN32 – Radiated and Conducted Emissions
	KN35- Immunity

Taiwan	BSMI CNS13438: 2006 (complete) Class A Radiated and Conducted			
	Emissions requirements			

- **CE** Equipment must pass the CE specification
- All technical requirements covered under EMC Directive (2014/30/EU)

7.1.3 Required Product Safety Compliance

• Safety - requirements are listed in Table 58.

Table 58: Safety Requirements

Targeted Geography	Applicable Specifications
Safety	UL/CSA 60950-1-07, 2nd Edition + amendment 1, dated 2011/12/19.
	The Bi-National Standard for Safety of Information Technology Equipment, EN60950-1: 2006+A11:2009+A1:2010+A12:2010+A2:2013
	62368-1 may also be co-reported depending on region

7.2 Recommended Compliance

An OCP NIC 3.0 card is recommended to meet below compliance requirements.

7.2.1 Recommended Environmental Compliance

- **Halogen Free:** IEC 61249-2-21 Definition of halogen free: 900ppm for Br or CI, or 1500ppm combined.
- Arsenic: 1000 ppm (or 0.1% by weight)
- Emerging: US Conflict Minerals law: section 1502 of the Dodd-Frank Act requires companies using tin, tantalum, tungsten, and gold ("3TG") in their products to verify and disclose the mineral source. While this does not apply to products that are used to provide services, such as Infrastructure hardware products, the OCP NIC Subgroup is considering voluntarily reporting of this information.

7.2.2 Recommended EMC Compliance

• 10dB margin to FCC sub-part 15 b class A emission requirements as specified in Section 7.1.2.

8 Revision History

Author	Description	Revision	Date
Thomas Ng	Initial draft with contributions and collaboration	0.01-0.63	01/19/2018
Intel Corporation	from the OCP NIC 3.0 subgroup.		
OCP NIC 3.0	Initial public review.	0.70	01/25/2018
Subgroup			