

OCP NIC 3.0 Design Specification

Version <u>0.60</u>0.58

Author: OCP Server Workgroup, OCP NIC subgroup

Commented [NT1]: From Jon Lewis:

2 — you have several locations where you specifically call out 3.3Vaux, such as termination resistors. Those should likely change to something like: to the appropriate 3.3V for the systen implementation. I think the text as written is too limiting.

Commented [TN2R1]: I changed 3.3V_main / 3.3V_aux, and 12V_main, 12V_AUX to simply "+3.3V_EDGE" and "+12V_EDGE". This takes care of the concern and decouples the main/aux implementation between the baseboard and nic.

In addition, all references to 3.3V on the NIC is now more clear Anything that must connected to the card edge is "+3.3V_EDGI and is clearly distinct from +3.3V (payload) that is locally generated.

Commented [NT3]: From Jon Lewis:

1—This occurs in several sections and accounts for the bulk of the comments: in the pinlist you state the pin is 3.3V/3.3Vaux and then refer to it as 3.3 throughout the spec. I think the pin needs to be change to 3.3V and the description remain the sam as it already indicates that value. This would remove that confusion.

Commented [TN4R3]: Resolved. See reply to Jon's comment above.



Table of Contents

1	Overview89		
	1.1 Lice	nse	<u>8</u> 9
	1.2 Ackr	nowledgements	<u>9</u> 10
	1.3 Back	ground	<u>10</u> 11
	1.4 Ove	rview	<u>12</u> 13
	1.4.1	Mechanical Form factor overview	<u>12</u> 13
	1.4.2	Electrical overview	<u>14</u> 15
	1.5 Refe	rences	<u>16</u> 17
	1.5.1	Trademarks	<u>16</u> 17
2	Card Form	Factor	<u>17</u> 17
		n Factor Options	
	2.2 I/O I	pracket	
	2.2.1	Small Form Factor Add-in Card I/O Bracket	
	2.2.2	Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	
	2.2.3	Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions	
	2.2.4	Large Form Factor Add-in Card I/O Bracket	
	2.2.5	Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	
	2.2.6	Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions	
		Side I/O Implementations	
		Implementations	
	2.4.1	Add-in Card LED Configuration	
	2.4.2	Add-in Card LED Ordering	
	2.4.3	Baseboard LEDs Configuration Over the Scan Chain	
		hanical Keepout Zones	
	2.5.1	Baseboard Keep Out Zones – Small Card Form Factor	
	2.5.2	Baseboard Keep Out Zones – Large Card Form Factor	
	2.5.3	Small Card Form Factor Keep Out Zones	
	2.5.4	Large Card Form Factor Keep Out Zones	
		lation Requirements	
	2.6.1	Small Card Insulator	
	2.6.2	Large Card Insulator	
		eling Requirements	
	2.7.1	NIC Vendor Factory Label	
	2.7.2	NIC Vendor Serial Number Label	
	2.7.3	Baseboard MAC and Serial Number Label	
	2.7.4	Regulatory Label	
	2.7.5 2.7.6	System Vendor Part Number Label	
	2.7.7 2.7.8	Small Card Label Placement	
		Implementation Examples	
2		-NIC Use Casesand Baseboard Connector Interface	
3	-	Finger Requirements	
	3.1.1	Gold Finger Mating Sequence	
	J. I. I	OUTO THIS OF INTUINING SEQUETICE	

			Kev U.b.
3.2	Base	eboard Connector Requirements	4748
3.	2.1	Right Angle Connector	
3.	2.2	Right Angle Offset	
3.	2.3	Straddle Mount Connector	
3.	2.4	Straddle Mount Offset and PCB Thickness Options	51 51
3.	2.5	Large Card Connector Locations	52 5 2
3.3	Pin	definition	52 5 2
3.4	Sign	al Descriptions – Common	56 5 0
3.	4.1	PCIe Interface Pins	<u>56</u> 50
3.	4.2	PCIe Present and Bifurcation Control Pins	<u>59</u> 59
3.	4.3	SMBus Interface Pins	<u>62</u> 61
3.	4.4	Power Supply Pins	<u>63</u> 67
3.	4.5	Miscellaneous Pins	<u>65</u> 63
3.5	Sign	al Descriptions – OCP Bay (Primary Connector)	
3.	5.1	PCIe Interface Pins – OCP Bay (Primary Connector)	<u>67</u> 64
3.	5.2	NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)	<u>68</u> 69
3.	5.3	Scan Chain Pins – OCP Bay (Primary Connector)	<u>76</u> 71
3.	5.4	Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)	<u>82</u> 79
3.6	PCIe	Bifurcation Mechanism	<u>84</u> 77
3.	6.1	PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3	3:0]#) <u>84</u> 77
3.	6.2	PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)	<u>85</u> 77
3.	6.3	PCIe Bifurcation Decoder	<u>85</u> 78
3.	6.4	Bifurcation Detection Flow	<u>87</u> 79
3.	6.5	PCIe Bifurcation Examples	<u>88</u> 81
3.7	PCIe	Clocking Topology	<u>103</u> 80
3.8	PCIe	Bifurcation Results and REFCLK Mapping	<u>107</u> 87
3.9	Pow	ver Capacity and Power Delivery	<u>117</u> 97
3.	9.1	NIC Power Off	
3.	9.2	ID Mode	
	9.3	Aux Power Mode (S5)	
_	9.4	Main Power Mode (S0)	
3.10		ower Supply Rail Requirements and Slot Power Envelopes	
3.11		lot Swap Considerations for +12V_EDGE and +3.3V_EDGE Rails	
3.12		ower Sequence Timing Requirements	
	_	ent and Pre-OS Requirements	
4.1		band Management Interface and Transport	
4.2		SI Traffic	
4.3		nagement Controller (MC) MAC Address Provisioning	
4.4		nperature Reporting	
4.5		ver Consumption Reporting	
4.6		ggable Transceiver Module Status and Temperature Reporting	
4.7		nagement and Pre-OS Firmware Inventory and Update	
	7.1	Secure Firmware	
	7.2	Firmware Inventory	
	7.3	Firmware Inventory and Update in Multi-Host Environments	
4.8		SI Package Addressing and Hardware Arbitration Requirements	
	8.1	NC-SI over RBT Package Addressing	
4.	8.2	Arbitration Ring Connections	<u>127</u> 100



	4.9 SM	Bus 2.0 Addressing Requirements	<u>127</u> 107
	4.9.1	SMBus Address Map	<u>127</u> 107
	4.10 F	RU EEPROM	
	4.10.1	FRU EEPROM Address, Size and Availability	<u>128</u> 107
	4.10.2	FRU EEPROM Content Requirements	<u>128</u> 108
5	Data Netv	vork Requirements	130 108
	5.1 Net	work Boot	130 108
6	Routing G	uidelines and Signal Integrity Considerations	<u>131110</u>
	•	SI Over RBT	
		2	
7		nd Environmental	
		ironmental Requirements	
	7.1.1	Thermal Simulation Boundary Example	<u>132</u> 111
	7.1.2	Thermal Test Fixture	<u>133</u> 112
	7.2 Sho	ck & Vibration	133 112
	7.3 Reg	ulatory	133 112
	7.3.1	Required Compliance	
	7.3.2	Recommended Compliance	
8	Revision H	listory	

Rev <u>0.60</u>

List of Figures

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports	101
Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM	
Figure 3: Small and Large Card Form-Factors (not to scale)	
Figure 4: Example Small Card Form Factor	
Figure 5: Example Large Card Form Factor	
Figure 6: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards	
Figure 7: Primary Connector (4C + OCP Bay) Only (Large) Add-in Cards	
Figure 8: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards	
Figure 9: Small Card Standard I/O Bracket	
Figure 10: Small Card Customized bracket for RJ-45 Connector	
Figure 11: Small Card 3D Bracket Assembly (Standalone)	
Figure 12: Small Card 3D Bracket Assembly (Installed on Add-in Card)	
Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)	
Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)	
Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)	
Figure 16: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)	
Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	
Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	
Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)	
Figure 20: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	<u>24</u> 2
Figure 21: Baseboard and Rail Assembly Drawing for Small Cards	
Figure 22: Large Card Standard I/O Bracket	
Figure 23: Large Card Customized bracket for RJ-45 Connector	<u>25</u> 2
Figure 24: Large Card 3D Bracket Assembly (Standalone)	<u>25</u> 2
Figure 25: Large Card 3D Bracket Assembly (Installed on Add-in Card)	<u>25</u> 2
Figure 26: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)	<u>25</u> 2
Figure 27: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)	<u>25</u> 2
Figure 28: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)	<u>262</u>
Figure 29: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)	<u>26</u> 2
Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	<u>26</u> 2
Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	<u>262</u>
Figure 32: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)	<u>262</u>
Figure 33: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	<u>26</u> 2
Figure 34: Baseboard and Rail Assembly Drawing for Large Card	<u>26</u> 2
Figure 35: LED Ordering - Example Small Card Link/Activity and Speed LED Placement	2
Figure 36: Small Form Factor Keep Out Zone – Top View	<u>30</u> 3
Figure 37: Small Form Factor Keep Out Zone – Bottom View	313
Figure 38: Small Form Factor Keep Out Zone – Side View	
Figure 39: Large Form Factor Keep Out Zone – Top View	323
Figure 40: Large Form Factor Keep Out Zone – Bottom View	
Figure 41: Large Form Factor Keep Out Zone – Side View	333
Figure 42: Small Card Bottom Side Insulator (Top and 3/4 View)	
Figure 43: Small Card Bottom Side Insulator (Side View)	
Figure 44: Large Card Bottom Side Insulator (Top and 3/4 View)	
Figure 45: Large Card Bottom Side Insulator (Side View)	
Figure 46: NIC Vendor Factory Label	
Figure 47: NIC Vendor Serial Number Label	
Figure 48: NIC Vendor Serial Number Label Field Format	
Figure 49: Baseboard MAC and Serial Number Label	
Figure 50: Add-in Card Regulatory Label	
Figure 51: System Vendor Part Number Label	
Figure 52: Add-in Card Vendor Part Number Label	
Figure 53: Small Card Label Placement Example	
Figure 54: Large Card Label Placement Example	
Figure 53: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)	
Figure 54: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)	444
Figure 55: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)	
	13 1



Figure 56: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)	<u>45</u> 46
Figure 57: 168-pin Base Board Primary Connector – Right Angle	<u>47</u> 48
Figure 58: 140-pin Base Board Secondary Connector – Right Angle	<u>49</u> 49
Figure 59: Add-in Card and Host Offset for Right Angle Connectors	<u>49</u> 49
Figure 60: 168-pin Base Board Primary Connector – Straddle Mount	<u>50</u> 50
Figure 61: 140-pin Base Board Secondary Connector – Straddle Mount	<u>50</u> 50
Figure 62: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors	<u>5151</u>
Figure 63: 0mm Offset (Coplanar) for 0.062" Thick Baseboards	<u>51</u> 51
Figure 64: 0.3mm Offset for 0.076" Thick Baseboards	<u>5252</u>
Figure 65: Primary and Secondary Connector Locations for Large Card Support with Right Angle Connectors	<u>5252</u>
Figure 66: Primary and Secondary Connector Locations for Large Card Support with Straddle Mount Connectors	<u>5252</u>
Figure 67: PCIe Present and Bifurcation Control Pins	<u>60</u> 60
Figure 68: Example SMBus Connections	<u>6362</u>
Figure 69: Example Power Supply Topology	<u>64</u> 63
Figure 70: NC-SI Over RBT Connection Example – Single Primary Connector	<u>7269</u>
Figure 71: NC-SI Over RBT Connection Example – Dual Primary Connector	<u>73</u> 70
Figure 72: Example Scan Chain Timing Diagram	
Figure 73: Scan Bus Connection Example	<u>80</u> 75
Figure 67: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)	
Figure 68: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)	
Figure 69: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)	
Figure 70: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)	<u>97</u> 84
Figure 71: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)	
Figure 72: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards	
Figure 73: PCIe Interface Connections for a 4 x4 Add-in Card	<u>105</u> 87
Figure 74: Baseboard Power States	<u>117</u> 97
Figure 84: Power-Up Sequencing	<u>119</u> 99
Figure 85: Power-Down Sequencing	
Figure 76: Thermal Simulation and Design Guidance for SO	
Figure 77: Thermal Simulation and Design Guidance for S5	<u>133</u> 112

Rev <u>0.60</u>

List of Tables

Table 1: Acknowledgements – By Company	9
Table 2: OCP 3.0 Form Factor Dimensions	13
Table 3: Baseboard to OCP NIC Form factor Compatibility Chart	13
Table 4: OCP NIC 3.0 Card Definitions	19
Table 5: Mechanical BOM for the Small Card Bracket	21
Table 6: Mechanical BOM for the Large Card Bracket	25
Table 7: OCP 3.0 Line Side I/O Implementations	27
Table 8: Add-in Card LED Configuration with Two Physical LEDs per Port	
Table 10: NIC Implementation Examples and 3D CAD	
Table 11: Example Non-NIC Use Cases	
Table 12: Contact Mating Positions for the Primary and Secondary Connectors	
Table 13: Right Angle Connector Options	
Table 14: Straddle Mount Connector Options	
Table 15: Primary Connector Pin Definition (x16) (4C + OCP Bay)	
Table 16: Secondary Connector Pin Definition (x16) (4C)	
Table 17: Pin Descriptions – PCle 1	
Table 18: Pin Descriptions – PCIe Present and Bifurcation Control Pins	
Table 19: Pin Descriptions – SMBus	
Table 20: Pin Descriptions – Power	
Table 21: Pin Descriptions – Miscellaneous 1	
Table 22: Pin Descriptions – PCIe 2	
Table 23: Pin Descriptions – NC-SI Over RBT	
Table 24: Pin Descriptions – Scan Chain	
Table 25: Pin Descriptions – Scan Chain DATA OUT Bit Definition	
Table 26: Pin Descriptions – Scan Bus DATA_IN Bit Definition	
Table 27: Pin Descriptions – Miscellaneous 2	
Table 28: PCle Bifurcation Decoder for x16 and x8 Card Widths	
Table 29: PCIe Clock Associations	
Table 30: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)	
Table 31: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Link (Bif [2:0]#=0b000)	
Table 32: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)	
Table 33: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)	
Table 34: Bifurcation for Single Host, Four Sockets and Four Upstream Links (BIF[2:0]#=0b01)	
Table 35: Bifurcation for Single Host, Four Sockets and Four Upstream Links (BiF[2:0]#-00010)	
Table 36: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)	
Table 37: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b101)	
Table 38: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links First 8 lanes (BIF[2:0]#=0b111)	
Table 39: Power States	
Table 40: Baseboard Power Supply Rail Requirements – Slot Power Envelopes	
Table 41: Power Sequencing Parameters	
Table 42: Sideband Management Interface and Transport Requirements	
Table 43: NC-SI Traffic Requirements	
•	
Table 44: MC MAC Address Provisioning Requirements	
Table 45: Temperature Reporting Requirements	
Table 47: Pluggeble Medule Status Reporting Requirements	
Table 47: Pluggable Module Status Reporting Requirements	
Table 48: Management and Pre-OS Firmware Inventory and Update Requirements	
Table 49: SMBus Address MapTable 49: FRU EEPROM Record – OEM Record 0xC0, Offset 0x00	
Table 55: Thermal Simulation Boundary Example	
Table 56: FCC Class A Radiated and Conducted Emissions Requirements Based on Geographical Location	
Table 37. Safety Regulieries	133 11



1 Overview

1.1 License

As of July 26, 2016, the following persons or entities have made this Specification available under the Open Compute Project Hardware License (Permissive) Version 1.0 (OCPHL-P)

• OCP NIC Subgroup

An electronic copy of the OCPHL-P is available at:

http://www.opencompute.org/assets/download/01-Contribution-Licenses/OCPHL-Permissive-v1.0.pdf

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The Specification implementer and user assume the entire risk as to implementing or otherwise using the Specification. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Rev <u>0.60</u>

1.2 Acknowledgements

The OCP NIC Subgroup would like to acknowledge the following member companies for their contributions to the OCP NIC 3.0 specification: $\frac{1}{2} \frac{1}{2} \frac{1$

Table 1: Acknowledgements – By Company

Amphenol ICC / TCS Intel Corporation

Broadcom Lenovo
Dell EMC Mellanox
Facebook Netronome

Hewlett Packard Enterprise TE




1.3 Background

The OCP NIC 3.0 specification is a follow-on to the OCP 2.0 form-factor for PCIe add-in cards. The OCP NIC 3.0 specification supports two basic card sizes: Small Card, and Large Card. The Small Card allows for up to 16 PCIe lanes on the card edge while a Large Card supports up to 32 PCIe lanes. Compared to the OCP Mezz Card 2.0 Design Specification, the updated specification provides a broader solution space for NIC and system vendors to support the following use case scenarios:

- NICs with a higher TDP
- Power delivery support up to 80W of power delivery to a single connector (Small) card;
 and up to 150W to a dual connector (Large) card
 - o Note: Baseboard vendors need to evaluate if there is sufficient airflow to thermally cool the OCP NIC 3.0 card. Refer to Section 7.1.1 for additional details.
- Support up to PCIe Gen5 on the system and add-in card
- Support for up to 32 lanes of PCIe per add-in card
- Support for single host, multi-root complex and multi-host environments
- Support a greater board area for more complex add-in card designs
- Support for Smart NIC implementations with on-board DRAM and accelerators
- Simplification of FRU installation and removal while reducing overall down time

A representative Small Card OCP 3.0 NIC mezzanine card is shown in Figure 1 and a representative Large Card is shown in Figure 2.


Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports



Commented [YL5]: To avoid confusion, I would recommend adding more clarification here – 80W for small card and 150W for large card is from power/connector point of view. System needs to evaluate whether they can provide sufficient airflow to cool it thermally.

Adding more data and simulation analysis in thermal session (7.1) for reference

Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM



In order to achieve the features outlined in this specification, OCP 3.0 compliant cards are not backwards compatible to OCP Mezz 2.0 cards.

This specification is created under OCP Server workgroup – OCP NIC subgroup. An electronic copy of this specification can be found on the Open Compute Project website:

http://www.opencompute.org/wiki/Server/Mezz#Specifications and Designs



1.4 Overview

1.4.1 Mechanical Form factor overview

The OCP NIC 3.0 specification defines a third generation mechanical form factor that allows for interoperability between compliant baseboards and add-in cards.

OCP NIC 3.0 cards have two form factors – Small and Large. These cards are shown in Figure 3 below. The components shown in the figures are for illustrative purposes. The Small form factor card has one connector (Primary connector) on baseboard. The Large form factor card has one or two connectors (Primary Connector only and both the Primary and Secondary Connectors) on the baseboard.

Both the Primary and Secondary connectors are defined in and compliant to SFF-TA-1002. On the add-in card side, the card edge is implemented with gold fingers. The small card gold finger area only occupies the Primary Connector area for up to 16 PCIe lanes. The large card gold finger area may occupy both the Primary and Secondary connectors for up to 32 PCIe lanes, or optionally just the Primary connector for up to 16 PCIe lane implementations. The gold finger design follows SFF-TA-1002 as well.

Primary Connector
4C + OCP NIC bay

NIC bay

NIC bay

Network I/O

Net

Figure 3: Small and Large Card Form-Factors (not to scale)

The two form factor dimensions are shown in Table 2.

Table 2: OCP 3.0 Form Factor Dimensions

Form	Width	Depth	Primary	Secondary	Typical Use Case
Factor			Connector	Connector	
Small	W1 = 76	L = 115	4C + OCP	N/A	Low profile and NIC with a
	mm	mm	sideband		similar profile as an OCP NIC
			168 pins		2.0 add-in card; up to 16 PCIe
					lanes.
Large	W2 = 139	L = 115	4C + OCP	4C	Larger PCB width to support
	mm	mm	sideband	140 pins	additional NICs; up to 32 PCle
			168 pins		lanes.

The OCP NIC 3.0 design allows downward compatibility between the two card sizes. Table 3 shows the compatibility between the baseboard and NIC combinations. A small size baseboard slot may only accept a small sized NIC. A Large size baseboard slot may accept a small or large sized NIC.

Table 3: Baseboard to OCP NIC Form factor Compatibility Chart

Baseboard	NIC Size / Supported PCIe Width		
Slot Size	Small	Large	
Small	Up to 16 PCIe lanes	Not Supported	
Large	Up to 16 PCIe lanes	Up to 32 PCIe lanes	

There are two baseboard connector options available for system designers: straddle mount and right angle (RA). The straddle mount connector option allows the OCP NIC and baseboard to exist in a coplaner position. To achieve this, a cutout exists on the baseboard and is defined in this specification. Alternatively, the right angle option allows the OCP NIC to be installed on top of the baseboard. A baseboard cutout is not required for the right angle connector. The right angle option allows the baseboard to use this area for additional routing or backside component placement. The straddle mount and right angle connectors are shown in Section 3.2.

For both the baseboard and OCP card, this specification defines the component and routing keep out areas. Refer to Section 2.5 for details.

Both the straddle mount and right angle implementations shall accept the same OCP add-in card and shall be supported in the baseboard chassis regardless of the baseboard connector selection (right angle or straddle mount) so long as the baseboard slot side and add-in card sizes are a supported combination as shown in Table 3.

This specification defines the form factor at the add-in card level, including the front panel, latching mechanism and card guide features.

More details about the card form-factor is shown in Section 2.

Commented [CP6]: Do we define the "extension bosrd/module" in the spec when user intend to innsall a W1 card into a W2 slot?

Commented [NT7R6]: The spec does not currently define this use-case. I brought this up in an e-mail chain an included Josh @FB

Commented [TN8R6]: Snippet from Josh Held in email conversation:

JH 1/16 – This will not be included in the first version of the spec. I think staying focused on both W1 and W2 is most valuable at this point and trying to do this in a future revision is the way to go. The ME's all agree that we're at a point that we need to build prototypes to have a better understanding of the mechanicals. There will likely be some changes we'll need to make and we can fold this in. BTW – there has been very little focus from the community on W2 is this something that HPE is planning on deploying? Is there an HPE system in development to take this?



1.4.2 Electrical overview

This specification defines the electrical interface between baseboard and the add-in card. The electrical interface is implemented with a right angle or straddle mount connector on baseboard and gold finger on the add-in card. As previously noted in the mechanical overview, each card may implement a Primary Connector or Primary + Secondary Connector. Cards using only the Primary connector are suitable for both the Small and Large form-factors and may support up to 16 lanes of PCIe. The Secondary connector, when used in conjunction with the Primary connector, allows Large form-factor implementations and may support up to 32 lanes of PCIe.

1.4.2.1 Primary Connector

The Primary connector provides all OCP specific management functions as well as up to 16 lanes of PCIe between the OCP NIC and the system motherboard.

Management Function Overview (OCP Bay):

- DSP0222 1.1 compliant Network Controller Sideband Interface (NC-SI) RMII Based Transport (RBT)
 Physical Interface
- Power management and status reporting
 - o Power disable
 - State change control
- SMBus 2.0
- Control / status serial bus
 - NIC-to-Host status
 - Port LED Link/Activity
 - Environmental Indicators
 - Host-to-NIC configuration Information
- Multi-host PCIe support signals (2x PCIe resets, 2x reference clocks)
 - The OCP bay provides PERST2#, PERST3#, REFCLK2 and REFCLK3. This enables support for up to four hosts when used in conjunction with PERST0#, PERST1#, REFCLK0 and REFCLK1 in the Primary 4C region.
- PCIe Wake signal

See Section 3.5 for a complete list of pin and function descriptions for the OCP Bay portion of the primary connector.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - Up to PCle Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
 - o 2x PCle Resets
 - o Link Bifurcation Control
 - o Card power disable/enable
- Power

Rev <u>0.60</u>

- o +12V EDGE /12V AUX
- +3.3V <u>/ 3.3V AUX EDGE</u>
- o Power distribution between the aux and main power domains is up to the baseboard vendo

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.

1.4.2.2 Secondary Connector

The secondary connector provides an additional 16 lanes of PCIe and their respective control signals.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - o Up to PCIe Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
 - o 2x PCIe Resets
 - o Link Bifurcation Control
 - o Card power disable/enable
- Power
 - o <u>+12V /12V AUX</u>12V EDGE
 - o +3.3V / 3.3V AUX3.3V EDGE
 - o Power distribution between the aux and main power domains is up to the baseboard vendo

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.



1.5 References

- DMTF Standard. DSP0222, Network Controller Sideband Interface (NC-SI) Specification. Distributed Management Task Force, Rev 1.1.0, September 23rd, 2015.
- DMTF Standard. DSP0222, Network Controller Sideband Interface (NC-SI) Specification. Distributed Management Task Force, Rev 1.2.0, Work-in-progress.
- EDSFF. Enterprise and Datacenter SSD Form Factor Connector Specification. Enterprise and Datacenter SSD Form Factor Working Group, Rev 0.9 (draft), August 2nd 2017.
- IPMI Platform Management FRU Information Storage Definition, v1.2, February 28th, 2013.
- National Institute of Standards and Technology (NIST). Special Publication 800-147, BIOS Protection Guidelines, April 2011.
- NXP Semiconductors. P²C-bus specification and user manual. NXP Semiconductors, Rev 6, April 4th, 2014.
- Open Compute Project. OCP NIC Subgroup. Online. http://www.opencompute.org/wiki/Server/Mezz
- PCIe Base Specification. PCI Express Base Specification, Revision 4.0 (draft).
- PCIe CEM Specification. PCI Express Card Electromechanical Specification, Revision 4.0 (draft).
- SMBus Management Interface Forum. System Management Bus (SMBus) Specification. System Management Interface Forum, Inc, Version 2.0, August 3rd, 2000.
- SNIA. SFF-TA-1002, Specification for Protocol Agnostic Multi-Lane High Speed Connector. SNIA SFF TWG Technology Affiliate, Rev 1.0, December 12th, 2017.

1.5.1 Trademarks

* Names and brands may be claimed as trademarks by their respective companies.

Commented [TN9]: https://csrc.nist.gov/CSRC/media/Public ations/sp/800-193/draft/documents/sp800-193-draft.pdf

NIST SP 800-193.

Replaces NIST SP 800-147.

Commented [NT10]: From Jon Lewis:

4 – do we need to add the trademark to I2C?

Commented [NT11R10]: See section 1.5.1 for general

2 Card Form Factor

2.1 Form Factor Options

OCP3.0 provides two fundamental form factor options: a small card (76mm x 115mm) and a large card (139mm x 115mm).

These form factors support a Primary Connector and optionally, a Secondary Connector. The Primary Connector is defined to be a SFF-TA-1002 compliant 4C connector plus a 28-pin bay for OCP 3.0 specific pins. The Secondary Connector is the 4C connector as defined in SFF-TA-1002. The 4C specification supports up to 32 differential pairs for a x16 PCle connection per connector. For host platforms, the 28-pin OCP bay is required for the Primary connector. This is also mandatory for add-in cards.

The small card uses the Primary 4C connector to provide up to a x16 PCle interface to the host. The additional 28-pin OCP bay carries sideband management interfaces as well as OCP NIC 3.0 specific control signals for multi-host PCle support. The small size card provides sufficient faceplate area to accommodate up to 2x QSFP modules, 4x SFP modules, or 4x RJ-45 for BASE-T operation. The small card form factor supports up to 80W of delivered power to the card edge.





Figure 4: Example Small Card Form Factor

The large card uses the Primary 4C + OCP bay connector to provide the same functionality as the small card along with an additional Secondary 4C connector to provide up to a x32 PCIe interface. The large card may utilize both the Primary and Secondary connectors, or just the Primary connector for lower PCIe lane count applications. Table 4 summarizes the large card permutations. The large size card supports higher power envelopes and provides additional board area for more complex designs. The large card form factor supports up to 150W of delivered power to the card edge across the two connectors.



Figure 5: Example Large Card Form Factor



For large cards, implementations may use both the Primary and Secondary Connector (as shown in Figure 6), or may use the Primary Connector only (as shown in Figure 7) for the card edge gold fingers.

Figure 6: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards





Figure 7: Primary Connector (4C + OCP Bay) Only (Large) Add-in Cards



For both form-factors, an add-in card may optionally implement a subset of pins to support up to a x8 PCIe connection. This is implemented using a 2C card edge per SFF-TA-1002. The Primary Connector may

Rev <u>0.60</u>

support a 2C sized add-in card along with the 28 pin OCP bay. The following diagram from the SFF-TA-1002 specification illustrates the supported host Primary and Secondary Connectors and add-in card configurations.

Figure 8: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards




Table 4 Table 4

Table 4 summarizes the supported card form factors. Small form factors cards support the Primary Connector and up to 16 PCIe lanes. Large form factor cards support implementations with both the Primary and Secondary Connectors and up to 32 PCIe lanes, or a Primary Connector only implementation with up to 16 PCIe lanes.

Table 4: OCP NIC 3.0 Card Definitions

143.6 11 001 1110 010 0414 20111110110					
Add in Card Size and	Secondary Connector		Primary Connector		
max PCle Lane Count	4C Connect	or, x16 PCle	4C Connector, x16 PCIe		OCP Bay
Small (x8)				2C	OCP Bay
Small (x16)			4	С	OCP Bay
Large (x8)				2C	OCP Bay
Large (x16)			4	С	OCP Bay
Large (x24)		2C	4	С	OCP Bay
Large (x32)	4C		4	С	OCP Bay




2.2 I/O bracket

The following section defines the standard I/O bracket and standard chassis opening required for both the Small and Large form-factor cards.

2.2.1 Small Form Factor Add-in Card I/O Bracket

Figure 9 defines the standard Small Card form factor I/O bracket.

Figure 9: Small Card Standard I/O Bracket



Note: The add-in card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 10 shows an implementation example.

Figure 10: Small Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 11 shows the standalone bracket assembly and Figure 12 shows the bracket assembly on the add-in card.

Figure 11: Small Card 3D Bracket Assembly (Standalone)

<mark>TBD</mark>

Figure 12: Small Card 3D Bracket Assembly (Installed on Add-in Card)

<mark>TBD</mark>

Rev <u>0.60</u>

In addition to the sheet metal, Table 5 lists the additional hardware components used for the Small Card bracket assembly.

Table 5: Mechanical BOM for the Small Card Bracket

Item description	Supplier Part Number
Top and bottom EMI fingers	TF187VE32F11
Screw / Rivet (part of bracket assy)?	TBD TBD
Side EMI Finger	TBD TBD
Thumb screw	TBD TBD
Pull Tab	TBD TBD
Latch	TBD TBD
Screw (attaching Bracket & NIC)	TBD TBD
SMT Nut (on NIC)	TBD TBD

2.2.2 Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor add-in card.

Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)




Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)







Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)



Figure 16: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)



2.2.3 Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor baseboard chassis.

Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)

Rev 0.6




Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)




Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)







Figure 20: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)



On the baseboard side, the following mechanical dimensions shall be met to support a small form factor add-in card:

Figure 21: Baseboard and Rail Assembly Drawing for Small Cards TBD; need 3D baseboard and rail assembly drawing.

2.2.4 Large Form Factor Add-in Card I/O Bracket

TBD. Definition is in progress. All drawings from the Small Form-Factor implementation need to be replicated for the Large form-factor.

Figure 22 defines the standard Large Card form factor I/O bracket.

Figure 22: Large Card Standard I/O Bracket

TBD

Note: The add-in card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 23 shows an implementation example.

Figure 23: Large Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 24 shows the standalone bracket assembly and Figure 25 shows the bracket assembly on the add-in card.

Figure 24: Large Card 3D Bracket Assembly (Standalone)

TBI

Figure 25: Large Card 3D Bracket Assembly (Installed on Add-in Card)

TBD

In addition to the sheet metal, Table 6Table 5 lists the additional hardware components used for the Small Card bracket assembly.

Table 6: Mechanical BOM for the Large Card Bracket

Item description	Supplier Part Number
Top and bottom EMI fingers	TBD
Screw / Rivet (part of bracket assy)?	TBD
Side EMI Finger	TBD
Thumb screw	TBD
Pull Tab	TBD
Latch	TBD
Screw (attaching Bracket & NIC)	TBD
SMT Nut (on NIC)	TBD

2.2.5 Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor add-in card.

Figure 26: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)

TBE

Figure 27: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)

<mark>TBD</mark>



Figure 28: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)

TBD

Figure 29: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)

2.2.6 Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor baseboard chassis.

Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)

TBE

Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)

TBC

Figure 32: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)

TBD

Figure 33: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)

TBD

On the baseboard side, the following mechanical dimensions shall be met to support a large form factor add-in card:

Figure 34: Baseboard and Rail Assembly Drawing for Large Card

TBD; need 3D baseboard and rail assembly drawing for large card.

2.3 Line Side I/O Implementations

At the time of this writing, the Small and Large form-factor implementations have been optimized to support the following standard line side I/O implementations:

Table 7: OCP 3.0 Line Side I/O Implementations

Form Factor	Max Topology Connector Count
Small	2x QSFP28
Small	4x SFP28
<u>Small</u>	2x QSFP56
<u>Small</u>	<u>4x SFP56</u>
Small	4x RJ-45
Large	2x QSFP28
Large	4x SFP28
<u>Large</u>	2x QSFP56
<u>Large</u>	<u>4x SFP56</u>
Large	4x RJ-45

Additional combinations are permissible as I/O form-factor technologies and thermal capabilities evolve.

2.4 LED Implementations

LEDs shall be implemented on the OCP NIC 3.0 I/O bracket when there is sufficient space for local indication. LEDs may <u>also</u> be implemented on the card Scan Chain (as defined in Section 3.5.3) for remote link/activity indication on the baseboard. These two cases are described below. In both cases, the actual link rate may be directly queried through the management interface.

2.4.1 Add-in Card LED Configuration

For low I/O count small form-factor cards without built in light pipes (such as 1x QSFP28, 2x SFP28, or 2x RJ-45), or a large form-factor OCP 3.0 NIC, where additional I/O bracket area is available, the card shall implement on-board link/activity indications in place of the Scan Chain LED stream. The recommended local (on-card) LED implementation uses two physical LEDs (a discrete Link/Activity LED and a bi-colored Speed A/Speed B LED). Table 8 describes the add-in card LED implementations.

Table 8: Add-in Card LED Configuration with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		
		This LED shall be used to indicate link and link activity.
		When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.



		The Link/Activity LED shall be located on the left hand side or located on the top for each port when the add-in card is viewed in the horizontal plane.
Speed	Green Amber Off	Active low. Bicolor multifunction LED. The LED is Green when the port is linked at its maximum speed. The LED is Amber when the port is linked at it second highest speed. The LED is off when the device is linked at a speed lower than the second highest capable speed, or no link is present.
		The Amber Speed LED indicator may be used for port identification through vendor specific link diagnostic software. The bicolor speed LED shall be located on the right hand side or located on the bottom for each port when the add-in card is viewed in the horizontal plane.

2.4.2 Add-in Card LED Ordering

For all add-in card use cases, each port shall implement the green Link/Activity LED and a bicolor green/amber speed A/B LED. For all baseboards, each port shall implement the green Link/Activity LED and a green speed A LED.


For horizontal LED positions, the Link/Activity LED shall be located on the left side for each port and the speed LED shall be located on the right side for each port.

For vertical LED positions, the Link/Activity LED shall be located on top and the speed LED shall be located on the bottom.

The placement of the LEDs on the faceplate may be left up to the discretion of the add-in card and baseboard designers. The LED port association shall be clearly labeled on the add-in card-and on the baseboard.

Rev <u>0.60</u>

Figure 35: LED Ordering - Example Small Card Link/Activity and Speed LED Placement



2.4.3 Baseboard LEDs Configuration Over the Scan Chain

A small form-factor OCP NIC 3.0 with a fully populated I/O bracket (2x QSFP28, 4x SFP28 or 4x RJ-45) does not have has insufficient space for discrete on-board (faceplate) LED indicators. In this case, the line side link and activity LED indicators are implemented on the baseboard system via the Scan Chain. The Scan Chain bit stream is defined in Section 3.5.3.

The baseboard LED implementation uses two discrete LEDs (Link/Activity and Speed indication)—). The physical baseboard LED implementation is left up to the baseboard vendor and is not defined in this specification. Table 9 describes the baseboard LED configuration for baseboard implementations.

The LED implementation is required for all add in cards. The LED implementation is optional for baseboards.

Table 9: Baseboard LED Configurations with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		
		This LED shall be used to indicate link and link activity.
		When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.
		The baseboard Link/Activity LED location is not mandated in this specification and will be defined by the system vendor.
Speed	Green	Active low. Multifunction LED.
	Off	

Commented [JN12]: Double check if dual QSFP has room for LED?

2x QSFP shall be smaller than 4x SFP+ and the extra space could be used for LED implementation

Commented [TN13R12]: Dual QSFP designs on the small form-factor do not have sufficient space for on-NIC LEDs. No action Text okay as-is.

Commented [CP14]: Do we really need to specify the baseboard/system LED implementation in this NIC 3.0 spec? Thought platform vendors will have their preference in LED implementation as long as they follow the spec to deal with those status signals been scanned out to the host side

Commented [NT15R14]: I second removing the baseboard LED implementation requirements and leave it up to the baseboard vendor. (color / location / etc). Remove Table 9.

What does the community think?



The LED is Green when the port is linked at its maximum speed. The LED is off when the device is linked at a speed lower than the highest capable speed, or no link is present.

The baseboard speed LED location is not mandated in this specification and will be defined by the system yendor.

At the time of this writing, the Scan Chain definition allows for up to one link/activity and one speed LED per port. A total of up to 8 ports are supported in the Scan Chain. The bit stream defines the LEDs to be active low (on). The Scan Chain LED implementation allows the NIC LED indicators to be remotely located on the OCP 3.0 compliant chassis (e.g. front LED indicators with rear I/O cards).

2.5 Mechanical Keepout Zones

2.5.1 Baseboard Keep Out Zones – Small Card Form Factor


TBD – Need keepout drawings and envelopes for small / large size baseboard including primary/secondary/rail keepouts/cutout for straddle mount/keepout for right angle.

2.5.2 Baseboard Keep Out Zones – Large Card Form Factor

TBD. – need input from mechanical engineering

2.5.3 Small Card Form Factor Keep Out Zones

Figure 36: Small Form Factor Keep Out Zone – Top View



Commented [JN16]: 1.For current define, it is not bi-color 2.However, it makes sense to use bi-color to have same amount of feature as on-NIC-LED.

Commented [TN17R16]: As currently defined, the scan chain only provides a single bit to communicate speed, and a single bit to communicate link/activity. Baseboard implementers that wish to use more than one LED need to query the speed via management instead of the scan chain.

Rev <u>0.60</u>

Figure 37: Small Form Factor Keep Out Zone – Bottom View





Figure 38: Small Form Factor Keep Out Zone – Side View





2.5.4 Large Card Form Factor Keep Out Zones

CONNECTOR PROTRUSION

| CONNECTOR FROM FREE PINE | CONNECTOR REPRINT | CONNECTOR REPRI

Figure 39: Large Form Factor Keep Out Zone – Top View

Rev <u>0.60</u>

Figure 40: Large Form Factor Keep Out Zone – Bottom View





Figure 41: Large Form Factor Keep Out Zone – Side View





2.6 Insulation Requirements

All cards shall implement an insulator to prevent the bottom side card components from shorting out to the baseboard chassis. The recommended insulator thickness is 0.25mm and shall reside within the following mechanical envelope for the Small and Large size cards.

2.6.1 Small Card Insulator

Figure 42: Small Card Bottom Side Insulator (Top and 3/4 View)





Figure 43: Small Card Bottom Side Insulator (Side View)



2.6.2 Large Card Insulator

Figure 44: Large Card Bottom Side Insulator (Top and 3/4 View)





Figure 45: Large Card Bottom Side Insulator (Side View)





2.7 Labeling Requirements

TBD

Editor's note [TN 20171214]: Consider the following label attributes:

- Label attributes are human (e.g. ASCII) and machine readable (e.g. barcode)

Add in card MAC address shall be visible (used MAC address range, or base value)

Board serial number Add-in cards shall implement all (or a subset of) label items listed below as deemed necessary by each end customer.

2.7.1 NIC Vendor Factory Label

The label is human readable using a Verdana (or equivalent san serif typeface) at 4pt size. The label contains the following information:

- Item 1: Part number with revision
- Item 2: Part number with revision (no spaces, underscores or dashes in the barcode). The barcode encoding format is Code 128. The barcode is variable in length.
- Item 3: CM Part Number
- Item 4: CM Work Order Number
- Item 5: CM Manufacturing Data Code (MM-DD-YY)
- Item 6: Deviation Number if no deviation is used, print DEV00000

Figure 46: NIC Vendor Factory Label



Image of label is for reference only; actual label will have different data.

- 1. Verdana 4 pt. font or equivalent
- 2. Barcode code 128
- 3. 300 DPI printer minimum. Must meet the contrast and print growth requirements per ISO/IES 16022 and have a print quality level of "C" or higher per ISO/IEC 15415
- 4. 1.000" x 0.400" label size, corner radius 0.025" 0.100" (0.635mm 2.54mm)
- Material: Polyester with acrylic adhesive
 Color: White
- 7. Thickness: 0.05mm

Rev <u>0.60</u>

2.7.2 NIC Vendor Serial Number Label

The NIC serial number label shall contain the following information:

- Item 1: 1D barcode. Encoded as Code 93. No dashes should be encoded in the barcode element.
- Item 2: Human readable serial number uses a Verdana (or equivalent san serif typeface) at 4pt size.

Figure 47: NIC Vendor Serial Number Label



- Font Verdana or equivalent
 Human readable text 4 pt.
 Barcode code 93, height 2.5mm
 Print resolution 300 dpi

- 4. Print resolution 300 dpi
 5. 17.5 x 5.0mm label size (0.69" x 0.20")
 6. Label material shall be white litho paper, label stock should be 89 g/m² (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick)
- 7. The area occupied by the human readable text and barcode should be visually aligned to the center of the label. This alignment is for reference only, but must facilitate 100% scanning capability. See example below.

Figure 48: NIC Vendor Serial Number Label Field Format

Serial Number Elements	Product Part Number	Manufacturing Date Code	*** Serial Number	Manufacturing Site Code (2 alpha digit CM site code)				
Serial Number Elements	Product Part Number	(YY, last 2 digits of the year – WW, calendar week)	(sequintial alpha-numeric identifier)					
Human Readable	XXXX	YYWW	XXXXX	ZZ				
	SN: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX							
***Suppliers will be allowed the use of characters 0-9, A-O in the first position of the sequence number, with no restrictions on the 2nd through 4th positions provided that								



2.7.3 Baseboard MAC and Serial Number Label

Figure 49: Baseboard MAC and Serial Number Label



Printer requirements:

600 dpi printer that is carefully aligned and well maintained using premium label stock. Must meet the contrast and print growth requirements per ISO/IES 16022 and have a print quality level of "C" or higher per ISO/IEC 15415

Label requirements:

Recommended label size .787" x 1.02" (20mm x 26mm)

Unless otherwise specified: Label material shall be white litho paper or polyester with acrylic adhesive. Label stock should 89 g/m² (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick).

1D Barcodes:		
Item 2	serial number	Barcode code 39, 2.54mm (H), must match SN label on PCBA
2D Barcodes:		
Item 5	ME MAC address	Data matrix, 0.009" density, ECC 200
Item 7	P0 MAC address	Data matrix, 0.009" density, ECC 200
Human readable:		Comment: Arial font 4pt.
Item 1	part number	P/N: XXXXXXXXXXXXXXXXXXXXX
Item 3	serial number	S/N: MXXXXYYWWXXXXXCQ
Item 4	ME MAC address	< ME: AA.BB.CC.00.11.22
Item 6	P0 MAC address	AA.BB.CC.00.11.21 P0 >

Commented [TN18]: I suggest converting this table over to text. OR make the other label requirements the same format.

Rev <u>0.60</u>

39

2.7.4 Regulatory Label

Figure 50: Add-in Card Regulatory Label



Image of label is for reference only; actual label will have different data.

- 1. Verdana 4.5 pt. font or equivalent
- 2. All logo heights are 5mm
- 3. 300 DPI printer minimum. Must meet the contrast and print growth requirements per ISO/IES 16022 and have a print quality level of "C" or higher per ISO/IEC 15415 4. 1.500" x 0.750" (35mm – 19mm) label size, corner radius 0.025"
- 0.100" (0.635mm 2.54mm)
- 5. Material: Polyester with acrylic adhesive 6. Color: White
- 7. Thickness: 0.05mm

Label data requirer	ments:	'	
Human readable:	Item Name: Verdana 4.5pt		
Item 1	Logos	Height 5mm each - evenly spaced	
	KCC	Korean KC mark	
	CE	European Conformance mark	
	C-tick	Regulatory Compliance mark	
	China RoHS	20 year China RoHS mark	
	WEEE	Waste Electrical and Electronic Equipment Directive mark	
	Pb free	Lead Free mark	
Item 2	Regulatory number	MSIP-REM-Part Number	
Item 3	Vendor Description	Vendor Product Description	

Commented [TN19]: I suggest converting this table over to text. OR make the other label requirements the same format.



2.7.5 System Vendor Part Number Label

Figure 51: System Vendor Part Number Label

- 18 mm 10 mm 19-000682 2
- 1. Font Verdana or equivalent
- 2. Human readable text 6 pt.
- 3. Barcode code 93, height 6.0 mm
- 4. Print resolution 300 dpi
- 5. 18.0mm x 10.0mm label size (0.7" x 0.375")
- Label material shall be white litho paper, label stock should be 89 g/m² (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick)
- 7. The area occupied by the human readable text and barcode should be visually aligned to the center of the label. This alignment is for reference only, but must facilitate 100% scanning capability. See example below.

2.7.6 NIC Vendor Part Number Label

Figure 52: Add-in Card Vendor Part Number Label



- 1. Font Verdana or equivalent
- 2. Human readable text 6 pt.
- 3. Barcode code 93, height 6.0 mm
- 4. Print resolution 300 dpi
- 5. 18 mm x 10 mm label size (0.7" x 0.375")
- Label material shall be white litho paper, label stock should be 89 g/m² (equivalent to a basis weight of 24# bond or 60# offset paper and approximately 0.086mm thick)
- 7. The area occupied by the human readable text and barcode should be visually aligned to the center of the label. This alignment is for reference only, but must facilitate 100% scanning capability. See example below.

Label data requirements:

1D Barcode: Code 93

Item 1: Serial Number (no dash should be placed in the barcode element)

Human readable: Verdana or equivalent 6pt

Item 2: Serial Number




Align Barcode and Text to Center of the Label **Commented [TN20]:** Do we need a baseboard label? I propose we remove this. Just like the baseboard MAC and serial number label.

Rev <u>0.60</u>

2.7.7 Small Card Label Placement

The image below is an example of the label locations for the small card form factor.

Figure 53: Small Card Label Placement Example



Note: Labels are not to scale in this drawing.



2.7.8 Large Card Label Placement

The image below is an example of the label locations for the large card form factor.

System Vendor **MAC** and Serial Number Label Bracket Factory Label **NIC Vendor** Serial Number Label S/N: MXXXXYYWWXXXXXXCQ Regulatory **NIC Vendor** Label Serial Number **ECE @ @** <u>I</u> Label 133.50 [5.256] System Vendor -Part Number Label **PCIe Edge Fingers** 88.79 [3.496] 103 [4.055]

Figure 54: Large Card Label Placement Example

Note: Labels are not to scale in this drawing.

2.8 NIC Implementation Examples

TBD Typical OCP NIC 3.0 implementation examples are included in the 3D CAD package.

The purpose of these examples is to demonstrate the implementation feasibility. Additional use cases beyond the implementation examples are possible as long they adhere to the OCP NIC 3.0 specification.

The files may be obtained from: {TBD}

Table 9: NIC Implementation Examples and 3D CAD

Implementation Example	3D CAD File name
Small form factor Single/Dual QSFP28 ports	
Small form factor Single/Dual SFP+ ports	
Small form factor Quad SFP+ ports	
Small form factor Quad 10GBASE-T ports	
Large form factor Single/Dual QSFP28 ports	
Large form factor Single/Dual SFP+ ports	
Large form factor Quad SFP+ ports	
Large form factor Quad 10GBASE-T ports	

2.9 Non-NIC Use Cases

"PCIe interface with extra management sideband" The OCP NIC 3.0 specification is mainly targeted for Network Interface Card applications. It is possible to use the same add-in card form-factor, baseboard interface and mechanical design to enable non-NIC use cases. These non-NIC use cases use the same baseboard/add-in card interface as defined in Section 3. The non-NIC use cases are not covered in the current revision of the OCP NIC 3.0 specification. Example non-NIC use cases implement various externa I/O interfaces and are shown in Table 10.

Table 10: Example Non-NIC Use Cases

Example Use Case	Card External I/O Interface(s)
PCIe Retimer Card	<u>PCle</u>
Accelerator Card	N/A
NVMe Card	N/A
Storage HBA / RAID Card	N/A / TBD

2.9.1 PCIe Retimer card

TBD

2.9.2 Accelerator card

TBD

2.9.3 Storage HBA / RAID card

TBD



3 Card Edge and Baseboard Connector Interface

3.1 Gold Finger Requirements

The OCP NIC 3.0 add-in cards are compliant to the SFF-TA-1002 specification with respect to the gold fingers and connectors.

Small Size cards fit in the Primary Connector. Primary Connector compliant cards are 76mm x 115mm and may implement the full 168-pins. The Primary Connector cards may optionally implement a subset of gold finger pins if there is a reduced PCIe width requirement (such as 1 x8 and below). In this case, the card edge gold finger may implement a 2C design. The overall board thickness is 1.57mm. The gold finger dimensions for the Primary Connector compliant cards are shown below.

Large Size Cards support up to a x32 PCIe implementation and may use both the Primary and Secondary connectors. Large Size Cards may implement a reduced PCIe lane count and optionally implement only the Primary Connector 4C, or 2C plus OCP bay.

Note: The "B" pins on the connector are associated with the top side of the add-in card. The "A" pins on the connector are associated with the bottom side of the add-in card.

Figure <u>5546</u>: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)





Figure <u>56</u>47: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)



Rev <u>0.60</u>

Figure 5748: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)

(63.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)

(7.00)


(7.00)

(7.00)

(7.00)

(7.0

Figure 5849: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)



3.1.1 Gold Finger Mating Sequence

Per the SFF-TA-1002 specification, the Primary and Secondary connectors are protocol agnostic and are optimized for high speed differential pairs. For use in the OCP NIC 3.0 application, some pin locations are used for single ended control nets or power and would benefit from a shorter pin length for staggering.

As such, the recommended add-in card gold finger staging is shown in <u>Table 11: Contact Mating</u>

<u>Positions for the Primary and Secondary Connectors</u>

Table 10 for a two stage, first-mate, last-break functionality. The host connectors have a single stage mating and do not implement different pin lengths.

The AIC Plug (Free) side refers to the add-in card gold fingers; the receptacle (Fixed) side refers to the physical connector on the host platform. This table is based on the SFF-TA-1002 Table A-1 with modifications for OCP NIC 3.0. Refer to the mechanical drawings for pin the first-mate and second-mate lengths. Pin names in Table 11Table 12 are used for first mate/second mate reference only. Full pin definitions are described in Sections 3.3 and 3.4.

Table 1112: Contact Mating Positions for the Primary and Secondary Connectors

Side B				S	ide A		
	AIC Plug (Free)	Receptacle		AIC Plug	(Free)	Receptacle
	2 nd Mate	1 st Mate	(Fixed)		2 nd Mate	1 st Mate	(Fixed)
OCP B1	NIC_PWR_GOOD			OCP A1	PERST2#		
OCP B2	PWRBRK#			OCP A2	PERST3#		
OCP B3	LD#			OCP A3	WAKE#		
OCP B4	DATA_IN			OCP A4	RBT_ARB_IN		
OCP B5	DATA_OUT			OCP A5	RBT_ARB_OUT		
OCP B6	CLK			OCP A6	GND		
OCP B7	SLOT_ID			OCP A7	RBT_TX_EN		
OCP B8	RBT_RXD1			OCP A8	RBT_TXD1		
OCP B9	RBT_RXD0			OCP A9	RBT_TXD0		
OCP B10	<u>GND</u>			OCP A10	<u>GND</u>		
OCP B11	REFCLKn2			OCP A11	REFCLKn3		
OCP B12	REFCLKp2			OCP A12	REFCLKp3		
OCP B13	<u>GND</u>			OCP A13	<u>GND</u>		

Commented [CP21]: Not sure why only the GND pins do the 1st mate while all other pins do 2nd? Do not see PRSNT pins act as the last mate pins. Is this still work-in-progress?

Commented [NT22R21]: From an add-in card perspective, I used the first/second mate sequence from the SFF-TA-1002 spec. Table A-1 shows the following as an add-in card example implementation:

-All GND as first mate

45

- -All 12V/3.3V pins as second mate
- -All differential locations as second mate
- All single ended signals as second mate

Present pins are all last mate. Please see the pin name text that I added.

Commented [CP23]: If will be easier for user to know the 1st and 2nd mate pins are by labeling signal names in this table

Commented [NT24R23]: Done



OCP B14	RBT_CRS_DV	OCP A14	RBT_CLK_IN
		Mechanical Key	
B1	+12V/+12V AUX E DGE	A1	GND
B2	+12V/+12V_AUX_E DGE	A2	GND
В3	+12V/+12V AUX E	A3	GND
B4	+12V/+12V_AUX_E	A4	GND
B5	DGE +12V/+12V_AUX_E	A5	GND
B6	DGE +12V/+12V_AUX_E	A6	GND
D.7	DGE	47	Chaclin
B7 B8	BIF0# BIF1#	A7 A8	SMCLK SMDAT
	BIF1# BIF2#		SMRST#
B9		A9	
B10	PERSTO#	A10	PRSNTA#
B11	+3.3V/-3.3V_AUX_ EDGE	A11	PERST1#
B12	<u>PWRDIS</u>	A12	PRSNTB2#
B13	GND	A13	GND
B14	REFCLKn0	A14	REFCLKn1
B15	REFCLKp0	A15	REFCLKp1
B16	GND	A16	GND
B17	PETn0	A17	PERn0
B18	PETp0	A18	PERp0
B19	GND	A19	GND
B20	PETn1	A20	PERn1
B21	PETp1	A21	PERp1
B22	<u>GND</u>	A22	GND
B23	PETn2	A23	PERn2
B24	PETp2	A24	PERp2
B25	GND	A25	GND
B26	PETn3	A26	PERn3
B27	PETp3	A27	PERp3
B28	GND	A28	GND
D20	CND	Mechanical Key	CND
B29 B30	GND PETn4	A29 A30	GND PERn4
B31	PETp4	A31	PERp4
B32	GND	A32	GND
B33	PETn5	A33	PERN5
B34	PETp5	A34	PERp5
B35	GND	A35	GND
B36	PETn6	A36	PERn6
B37	PETp6	A37	PERp6
B38	GND	A38	GND
B39	PETn7	A39	PERn7
B40	PETp7	A40	PERp7
B41	GND	A41	GND
B42	PRSNTB0#	A42	PRSNTB1#
		Mechanical Key	
B43	GND	A43	GND
B44	PETn8	A44	PERn8
B45	PETp8	A45	PERp8
B46	GND	A46	GND
B47	PETn9	A47	PERn9
B48	PETp9	A48	PERp9
0.40	<u>GND</u>	A49	GND
B49		A50	PERn10
B50	PETn10		
B50 B51	PETp10	A51	PERp10
B50 B51 B52	PETp10 GND	A51 A52	GND
B50 B51 B52 B53	PETp10 GND PETn11	A51 A52 A53	GND PERn11
B50 B51 B52 B53 B54	PETp10 GND PETn11 PETp11	A51 A52 A53 A54	GND PERn11 PERp11
B50 B51 B52 B53 B54 B55	PETD10 GND PETD11 PETD11 GND	A51 A52 A53 A54 A55	GND PER011 PER011 GND
B50 B51 B52 B53 B54 B55 B56	PET010 GND PET011 PET011 GND PET012	A51 A52 A53 A54 A55 A56	GND PER011 PER011 GND PER012
B50 B51 B52 B53 B54 B55	PET010 GND PET011 PET011 GND PET012 PET012	A51 A52 A53 A54 A55	GND PERN11 PERN11 GND PERN12 PERN12
B50 B51 B52 B53 B54 B55 B56	PET010 GND PET011 PET011 GND PET012	A51 A52 A53 A54 A55 A56	GND PER011 PER011 GND PER012

Rev <u>0.60</u>

B60	PETp13	A60	PERp13	
B61	GND	A61	GND	
B62	PETn14	A62	PERn14	
B63	PETp14	A63	PERp14	
B64	GND	A64	GND	
B65	PETn15	A65	PERn15	
B66	PETp15	A66	PERp15	
B67	GND	A67	GND	
B68	RFU, N/C	A68	RFU, N/C	
B69	RFU, N/C	A69	RFU, N/C	
B70	PRSNTB3#	A70	RFU, N/C	

3.2 Baseboard Connector Requirements

The OCP NIC 3.0 connectors are compliant to the "4C connector" as defined in the SFF-TA-1002 specification for a right angle or straddle mount form-factor. The 4C connector is 140-pins in width and includes support for up to 32 differential pairs to support a x16 PCIe connection. The connector also provides 6 pins of $\pm 12V$ EDGE, and 1 pin of $\pm 3.3V$ EDGE for payload-power. This implementation is common between both the Primary and Secondary Connectors. In addition, the Primary Connector has a 28-pin OCP Bay to the right of pin 1. These pins are used for management and support for up to a 4 x2 and 4 x4 multi-host configuration on the Primary Connector. The Primary and Secondary Connector drawings are shown below.

All diagram units are in mm unless otherwise noted.

3.2.1 Right Angle Connector

The following offset and height options are available for the right angle Primary and Secondary Connectors.

Table 121311: Right Angle Connector Options

Name	Pins	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C + OCP	168 pins	Right Angle	4mm
Secondary Connector – 4C	140 pins	Right Angle	4mm

Figure <u>59</u>50: 168-pin Base Board Primary Connector – Right Angle





Rev <u>0.60</u>

Figure 6051: 140-pin Base Board Secondary Connector – Right Angle



3.2.2 Right Angle Offset

The OCP NIC 3.0 right angle connectors have a 4.0mm offset from the baseboard (pending SI simulation results). This is shown in Figure 61Figure 52.

Figure <u>61</u>52: Add-in Card and Host Offset for Right Angle Connectors



3.2.3 Straddle Mount Connector

The following offset and height options are available for the straddle mount Primary and Secondary Connectors.

Table 131412: Straddle Mount Connector Options

Name	Pins	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.076"	-0.3mm
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.093"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.076"	-0.3mm
Secondary Connector – 4C	140 pins	Straddle Mount for 0.093"	Coplanar (0mm)



Figure <u>62</u>53: 168-pin Base Board Primary Connector – Straddle Mount





Figure <u>63</u>54: 140-pin Base Board Secondary Connector – Straddle Mount




Rev <u>0.60</u>

51

3.2.4 Straddle Mount Offset and PCB Thickness Options

The OCP NIC 3.0 straddle mount connectors have four <u>baseboard</u> PCB thicknesses they can accept. The available options are shown in <u>Figure 64Figure 55</u>. The thicknesses are 0.062", 0.076", 0.093", and 0.105". These PCBs must be controlled to a thickness of ±810%. These are available for both the Primary and Secondary connector locations. At the time of this writing, the most commonly used part is expected to be the 0.076" <u>host-base</u>board thickness.


Figure 6455: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors



Connector	Mating PCB Thickness	Host PCB Thickness
Α		.062" (1.57mm)
В	.062" (1.57mm)	.076" (1.93mm)
С		.093" (2.36mm)
D		.105" (2.67mm)

The connectors are capable of being used coplanar as shown in Figure 65Figure 56. Additionally, the connectors are also capable of having a 0.3mm offset from the centerline of the host board as shown in Figure 66Figure 57.

Figure 6556: 0mm Offset (Coplanar) for 0.062" Thick Baseboards



Commented [CP25]: +/-8% for all thickness would have cost impact. Need feedbacks from PCB and connector vendors. May be 8% for thicker (>=0.093) boards and 10% for others?

Commented [TN26R25]: Per Josh @ Facebook:


Hi All,

I just happened to have a meeting with TE/David this morning and asked about this. The connector supports +/-8% on the NIC side and +/-10% on the MB side. Looks like we just need to update 3.2.4 accordingly. Did this concern only apply to the MB side? BTW — on the NIC side this tolerance matches PCIE which is obviously do-able.

Thanks Joshua Held Mechanical Engineer



Figure 6657: 0.3mm Offset for 0.076" Thick Baseboards



3.2.5 Large Card Connector Locations

In order to the support the large form factor, systems must locate the Primary and Secondary Connectors per the mechanical drawing shown in <u>Figure 67Figure 58</u> and <u>Figure 68Figure 59</u>.

Figure <u>6758</u>: Primary and Secondary Connector Locations for Large Card Support <u>For with Right Angle</u>
Connectors





Figure <u>6859</u>: Primary and Secondary Connector Locations for Large Card Support <u>For with Straddle</u>
Mount Connectors



3.3 Pin definition

The pin definitions of an OCP NIC 3.0 card with up to a x32 PCIe interface are shown in <u>Table 14Table 13</u> and <u>Table 15Table 14</u>. All signal directions are shown from the perspective of the baseboard.

A baseboard system may provide a combination of Primary Connectors only, or Primary and Secondary Connectors to support multiple sizes of add-in cards. Both connectors share common functionality with power, SMBus 2.0, x16 PCIe and bifurcation control. The Primary Connector has an additional OCP Bay (pins OCP_A[1:14], OCP_B[1:14]) with additional REFCLKs for supporting up to four PCIe hosts, NC-SI over RBT connectivity and a Scan Chain for information exchange between the host and card. The NIC is required to implement the Scan Chain, while the baseboard may choose to optionally implement it.

Rev <u>0.60</u>

Depending on the baseboard form-factor, multiple OCP NIC 3.0 compliant cards may be designed into the system.

The pins common to the Primary and Secondary Connectors are shown in Section 3.4. The OCP Bay pins on the Primary Connector only are shown in Section 3.5.

Cards or systems that do not require the use of a PCIe x16 connection may optionally implement a subset electrical connections as applicable to the design. For example, a x8 (or smaller) card using the first 8 PCIe lanes that is compliant with the Primary Connector pinout. Refer to Sections 3.1 and 3.2 for mechanical details. For these cases, the Primary Connector matches the 2C dimensions as defined in SFF-TA-1002.

In all cases, the physical baseboard connectors shall support x16 PCIe widths and must be implemented with the Primary (4C + OCP Bay) and Secondary (4C) connectors.

Table <u>1415</u>13: Primary Connector Pin Definition (x16) (4C + OCP Bay)

	Side B	Side A			Į
OCP B1	NIC PWR GOOD	PERST2#	OCP A1	7	D
OCP_B2	PWRBRK#	PERST3#	OCP_A2	Ŧ.	rim
OCP_B3	LD#	WAKE#	OCP_A3	a a	iar,
OCP_B4	DATA_IN	RBT_ARB_IN	OCP_A4	9	, cc
OCP_B5	DATA_OUT	RBT_ARB_OUT	OCP_A5	ğ	ň
OCP_B6	CLK	GND	OCP_A6	ect	ect
OCP_B7	SLOT_ID	RBT_TX_EN	OCP_A7	<u>e</u>	or (
OCP_B8	RBT_RXD1	RBT_TXD1	OCP_A8	[X]	[x8,
OCP_B9	RBT_RXD0	RBT_TXD0	OCP_A9	5, 1	11
OCP_B10	GND	GND	OCP_A10	68	2-р
OCP_B11	REFCLKn2	REFCLKn3	OCP_A11	<u> </u>	in
OCP_B12	REFCLKp2	REFCLKp3	OCP_A12	ad	add
OCP_B13	GND	GND	OCP_A13	<u>□</u> .	<u>≒</u> :
OCP_B14	RBT_CRS_DV	RBT_CLK_IN	OCP_A14	Č.	car
	Mechar	nical Key		Primary Connector (x16, 168-pin add-in card with OCP Bay)	Primary Connector (x8, 112-pin add-in card with OCP bay)
B1	+12V /+12V_AUX _EDGE	GND	A1	₹.	Si th
B2	+12V /+12V_AUX _EDGE	GND	A2	5	0
B3	+12V /+12V_AUX _EDGE	GND	A3	ğ	윤
B4	+12V /+12V_AUX _EDGE	GND	A4	Ba	bay
B5	+12V /+12V_AUX _EDGE	GND	A5	₹.	
B6	+12V /+12V_AUX _EDGE	GND	A6		
B7	BIFO#	SMCLK	A7		
B8	BIF1#	SMDAT	A8		
B9	BIF2#	SMRST#	A9		
B10	PERSTO#	PRSNTA#	A10		
B11	+3.3V /+3.3V_AUX _EDGE	PERST1#	A11		
B12	PWRDIS	PRSNTB2#	A12		
B13	GND	GND	A13		
B14	REFCLKn0	REFCLKn1	A14		
B15	REFCLKp0	REFCLKp1	A15		
B16	GND	GND	A16		
B17	PETn0	PERn0	A17		
B18	PETp0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		
B21	PETp1	PERp1	A21		



B22	GND	GND	A22	
B23	PETn2	PERn2	A23	
B24	PETp2	PERp2	A24	
B25	GND	GND	A25	
B26	PETn3	PERn3	A26	
B27	PETp3	PERp3	A27	
B28	GND	GND	A28	
	Mechar	nical Key		
B29	GND	GND	A29	
B30	PETn4	PERn4	A30	
B31	PETp4	PERp4	A31	
B32	GND	GND	A32	
B33	PETn5	PERn5	A33	
B34	PETp5	PERp5	A34	
B35	GND	GND	A35	
B36	PETn6	PERn6	A36	
B37	PETp6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTBO#	PRSNTB1#	A42	
		nical Key		
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	
B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
D00	. 2. 525			
B67	GND	GND	A67	
		GND RFU, N/C	A67 A68	
B67	GND			

Rev <u>0.60</u>

Table <u>151614</u>: Secondary Connector Pin Definition (x16) (4C)

		cide A	10) (. 0)		
D4	Side B	Side A GND			
B1	+12V /+12V_AUX _EDGE		A1	Sec	8
B2	+12V_ <u>EDGE</u> /+12V_AUX +12V_EDGE/+12V_AUX	GND GND	A2	Ö	\$
B3			A3	da	#
B4	+12V_EDGE/+12V_AUX	GND	A4	٧٠	*
B5	+12V_EDGE_/+12V_AUX	GND	A5	Ď.	\$
B6	+12V_EDGE_/+12V_AUX	GND	A6	nec	₫
B7	BIFO#	SMCLK	A7	ť	# #
B8	BIF1#	SMDAT	A8	× ×	*
B9	BIF2#	SMRST#	A9	,6	30
B10	PERSTO#	PRSNTA#	A10	Secondary Connector (x16, 140-pin add-in card)	Secondary Connector (x8, 84 pin add in card)
B11	+3.3V_EDGE_/+3.3V_AUX	PERST1#	A11	호	
B12	PWRDIS	PRSNTB2#	A12	3	#
B13	GND	GND	A13	ġ	
B14	REFCLKn0	REFCLKn1	A14	<u> </u>	\$
B15	REFCLKp0	REFCLKp1	A15	Car	
B16	GND	GND	A16	ತಿ	
B17	PETn0	PERn0	A17		
B18	PETp0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		
B21	PETp1	PERp1	A21		
B22	GND	GND	A22		
B23	PETn2	PERn2	A23		
B24	PETp2	PERp2	A24		
B25	GND	GND	A25		
B26	PETn3	PERn3	A26		
B27	PETp3	PERp3	A27		
B28	GND	GND	A28		
	Mechan				
B29	GND	GND	A29		
B30	PETn4	PERn4	A30		
B31	PETp4	PERp4	A31		
B32	GND	GND	A32		
B33	PETn5	PERn5	A33		
B34	PETp5	PERp5	A34		
B35	GND	GND	A35		
B36	PETn6	PERn6	A36		
B37	PETp6	PERp6	A37		
B38	GND	GND	A38		
B39	PETn7	PERn7	A39		
B40	PETp7	PERp7	A40		
B41	GND	GND	A41		
B42	PRSNTB0#	PRSNTB1#	A42		
	Mechan				
B43	GND	GND	A43		
B44	PETn8	PERn8	A44		
B45	PETp8	PERp8	A45		
B46	GND	GND	A46		
B47	PETn9	PERn9	A47		
B48	PETp9	PERp9	A48		
B49	GND	GND	A49		
B50	PETn10	PERn10	A50		
B51	PETp10	PERp10	A51		



B52	GND	GND	A52	
		-		
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	

3.4 Signal Descriptions - Common

The pins shown in this section are common to both the Primary and Secondary Connectors. All pin directions are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: Pins that are only used on Primary Connector 28-pin OCP bay are defined in Section 3.5.

3.4.1 PCle Interface Pins

This section provides the pin assignments for the PCIe interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0. Example connection diagrams for are shown in Figure 82Figure 73.

Table <u>1617</u>15: Pin Descriptions – PCle 1

Signal Name	Pin #	Baseboard Direction	Signal Description
REFCLKn0	B14	Output	PCIe compliant differential reference clock #0, and
REFCLKp0	B15		#1. 100MHz reference clocks are used for the add-in
REFCLKn1	A14	Output card PCle core logic.	card PCIe core logic.
REFCLKp1	A15		
			For baseboards, the REFCLKO and REFCLK1 signals
			shall be available at the connector. Baseboards shall
			disable REFCLK1 if it is not used by the add-in card.
			For add-in cards, the required REFCLKs shall be
			connected per the endpoint datasheet. Unused

Rev <u>0.60</u>

57

REFCLKS on the add-in card shall be left as a no connect. Note: For cards that only support 1 x16, REFCLK0 is used. For cards that support 2 x8, REFCLK0 is used for the first eight PCle lanes, and REFCLK1 is used for the second eight PCle lanes. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 2.1 in the PCle CEM Specification, Rev 4.0 for electrical details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details.				
used. For cards that support 2 x8, REFCLK0 is used for the first eight PCIe lanes, and REFCLK1 is used for the second eight PCIe lanes. Refer to Section 2.1 in the PCIe CEM Specification, Rev 4.0 for electrical details. PETD0 B18 PETD0 B18 PETD1 B20 Output differential pairs [0:15]. These pins are connected from the baseboard transmitter differential pairs to the receiver differential pairs on the add-in card. PETD2 B23 Output DETD3 B26 Output DETD3 B27 PETD3 B27 The PCIe transmit pins shall be AC coupled on the baseboard with capacitors. The Capacitors chall be placed next to the baseboard transmitters. The AC coupling capacitor value shall be between 176nF (min) and 265nF (max). PETD5 B33 Output DETD6 B37 PETD7 B40 Couplut DETD7 B40 PETD8 B45 Output DETD9 B48 PETD9 B44 PETD9 B48 PETD9 B48 PETD9 B48 PETD9 B48 PETD1 B50 Output DETD9 B48 PETD1 B50 Output DETD1 B51 PETD1 B50 Output PETD1 B50				
Rev 4.0 for electrical details. PETN0 B18 Coutput Transmitter differential pairs [0:15]. These pins are connected from the baseboard transmitter differential pairs to the receiver differential pairs on the add-in card. PETN1 B21 Output PETD2 B24 Connected from the baseboard transmitter differential pairs to the receiver differential pairs on the add-in card. PETN2 B24 Coutput PETD3 B27 Coutput PETD3 B27 Coutput PETD3 B27 Coutput PETD3 B27 Coutput PETD4 B31 Coutput PETD5 B34 Coutput PETD6 B37 Coutput PETD7 B40 Coutput PETD7 B40 Coutput PETD8 B45 Coutput PETD9 B48 PETN1 B53 Coutput PETD9 B48 PETN1 B53 Coutput PETD1 B51 Coutput PETD1 B54 Coutput PETD1 B54 Coutput PETD1 B55 Coutput PETD1 B55 Coutput PETD1 B55 Coutput PETD1 B55 Coutput PETD1 B56 Coutput PETD1 B66 Coutput PETD1				used. For cards that support 2 x8, REFCLKO is used for the first eight PCIe lanes, and REFCLK1 is used for the
PETDO B18 Connected from the baseboard transmitter differential pairs to the receiver differential pairs on the add-in card. PETD1 B21 Output pETD2 B24 Output pETD2 B24 Output pETD3 B27 PETD3 B27 PETD4 B31 Coupling capacitors. The capacitors shall be permanent to the baseboard with capacitors. The capacitors shall be placed next to the baseboard transmitters. The AC coupling capacitor value shall be between 176nF (min) and 265nF (max). PETD5 B34 Output pETD5 B34 Output pETD6 B37 PETD7 B40 PETD8 B44 Output pETD7 B40 PETD8 B45 PETD9 B48 PETD9 B48 PETD10 B50 Output pETD9 B48 PETD10 B51 PETD11 B54 PETD13 B60 PETD13 B60 PETD14 B63 PETD15 B66 PERN0 A18 PERD0 A18 PERD0 A18 PERD15 B66 PERN0 A18 PERD1 A21 PERD11				•
PETn1 B20 Output PETn2 B21 Output PETn2 B23 Output PETn3 B26 Output PETn3 B26 Output PETn3 B27 Output PETn4 B30 Output PETn5 B33 Output PETn5 B34 Output PETn6 B36 Output PETn6 B37 Output PETn7 B40 Output PETn8 B44 Output PETn8 B45 PETn10 B50 Output PETn9 B48 PETn10 B50 Output PETn9 B48 PETn11 B53 Output PETn11 B53 Output PETn12 B56 Output PETn12 B56 Output PETn13 B59 Output PETn11 B53 Output PETn11 B54 Output PETn12 B56 Output PETn13 B59 Output PETn13 B59 Output PETn14 B62 Output PETn15 B66 PERn0 A18 PERn0 A18 PERn1 A20 Input PERn1 A21 Input Receiver differential pairs to the receiver differential pairs on the add-in card. differential pairs to the receiver differential pairs to the receiver differential pairs on the add-in card. The PCIe transmit pins shall be AC coupled on the baseboard with capacitors. The accoupled on the baseboard with capacitors. The capacitors shall be placed next to the baseboard transmitters and the add-in card. The PCIe transmit pins shall be AC coupled on the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be placed next to the baseboard with capacitors. The capacitors shall be connected from the add-in card transmitter differential pairs to the receiver differential pairs on the baseboard.	PETn0	B17	Output	Transmitter differential pairs [0:15]. These pins are
PETp1 B21	PETp0	B18		connected from the baseboard transmitter
PETn2 B23 Output PETp2 B24 The PCle transmit pins shall be AC coupled on the baseboard with capacitors. The capacitors shall be placed next to the baseboard transmitters. The AC coupling capacitor value shall be between 176nF (min) and 265nF (max). PETn5 B33 Output PETp5 B34 Coutput PETp6 B37 PETn6 B36 Output PETp7 B40 Coupling capacitor value shall be between 176nF (min) and 265nF (max). PETn7 B39 Output PETp7 B40 Coupling capacitor value shall be between 176nF (min) and 265nF (max). For baseboards, the PET[0:15] signals are required at the connector. For add-in cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connection, the appropriate PET[0:15] signals shall be connected per the endpoint datasheet. PETn9 B48 PETn10 B50 Output PETp10 B51 PETn11 B53 Output PETp11 B54 PETn12 B56 Output PETp12 B57 PETn13 B59 Output PETp13 B60 PETn14 B63 PETn15 B66 PETn15 B66 PERn0 A17 Input PERp1 A21 PERp1 A21 PERp1 A21 The PCle transmit pins shall be AC coupled on the baseboard with capacitors, The capacitors shall be placed next to the baseboard twith capacitors, The AC coupling capacitor value shall be between 176nF (min) and 265nF (max). For baseboards, the PET[0:15] signals are required at the connector. For add-in cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connected per the endpoint datasheet. PET[0:15] signals shall be connected per the endpoint datasheet. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details.	PETn1	B20	Output	differential pairs to the receiver differential pairs on
PETp2 B24 Output PETp3 B26 Output PETp3 B27 Output PETp4 B31 Output PETp5 B34 Output PETp5 B34 Output PETp6 B37 Output PETp6 B37 Output PETp7 B40 Output PETp7 B40 Output PETp7 B40 Output PETp8 B45 Output PETp8 B45 Output PETp8 B45 Output PETp9 B48 PETn10 B50 Output PETp9 B48 PETn11 B53 Output PETp10 B51 Output PETp11 B54 PETp12 B57 PETn13 B59 Output PETp12 B57 PETn13 B59 Output PETp14 B63 Output PETp15 B66 PERn0 A17 Input PERp1 A21 Input PERR0 PERP1 A21 Input PERR1 A20 Input PERR1 A20 Input PERR1 A20 Input PERR1 A20 Input PERR1 A21 Input PERR1 A21 Input PERB2 PETCE CEM Specification the page of the ecoupled on the baseboard. The PCIc Info Info Info Info Info Info Info Info	PETp1	B21		the add-in card.
PETn3 B26 Output ptpp=2 B27 Output ptp=2 B28 Output ptp=2	PETn2	B23	Output	
PETp3 B27	PETp2	B24		
PETN4 B31 Output PETP4 B31 Coupling capacitor value shall be between 176nF PETP5 B34 Output PETP6 B36 Output PETP6 B37 PETN7 B39 Output PETP7 B40 Output PETP8 B44 Output PETP8 B45 PETN9 B48 PETN9 B48 PETN10 B50 Output PETP10 B51 Output PETP11 B54 PETP11 B54 PETP12 B56 Output PETP13 B60 Output PETP13 B60 PETN13 B59 Output PETP14 B63 PETN14 B63 PETN15 B66 PERN0 A17 Input PERP0 A18 PERN1 A20 Input PERN1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETn3	B26	Output	
PETp4 B31 (min) and 265nF (max). PETn5 B33 Output PETp6 B36 Output PETp6 B37 PETn7 B39 Output PETp7 B40 PETp8 B45 PETp8 B45 PETp9 B48 PETn9 B47 Output PETp10 B50 Output B51 PETp11 B54 PETp11 B54 PETp11 B54 PETp11 B56 Output PETp12 B57 PETn13 B60 PETn14 B62 PETp14 B63 PETn15 B66 PERn0 A17 Input PERp1 A20 Input PERp1 A21 PERp1 A21 PERp1 A21 PERp1 PETp1 A21 PERp1 A21 PERp1 A21 PERp1 A21 PERp1 A21 PERp1 A21 PETp1 PETp1 PERp1 A21 PERp1 A21 PETp13 PERp1 A21 PETP11 PERp1 A21 PERp1 A21 PERp1 A21 PETP12 PERp1 A21 PETP13 PERP1 A21 PERP1 A21 PETP13 PERP1 A21 PERP1 A21 PERP1 A21 PETP13 PERP1 A21 PERP1 A21 PETP14 PERP1 A21 PETP14 PERP1 A21 PERP1 A21 PETP15 PERP1 A21 PERP1 A21 PETP15 PERP1 PETP15 PERP1 PETP15 PERP1 PETP15 PERP1 A21 PETP15 PERP1 PETP15 PETP15 PERP1 PETP15 PETP	PETp3	B27		
PETN5 B33 Output PETP5 B34 For baseboards, the PET[0:15] signals are required at the connector. PETN6 B37 PETN7 B39 Output PETP7 B40 B44 Output PETP8 B44 Output PETP8 B45 PETN9 B48 PETN10 B50 Output PETP10 B51 PETN11 B53 Output PETP11 B54 PETN11 B54 PETN12 B56 Output PETP12 B57 PETN13 B60 PETN14 B63 PETN15 B66 PETN14 B63 PETN15 B66 PERN0 A17 Input PETRN1 B66 PERN0 A17 Input PERN1 A20 Input PERN1 A21 Input PERN1 A21 Input PERN1 A21 Input PERN1 A21 Input PET baseboards, the PET[0:15] signals are required at the connector. For baseboards, the PET[0:15] signals are required at the connector. For add-in cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connected per the endpoint datasheet. PET[0:15] signals shall be connected per the endpoint datasheet. Refer to Section 6.1 in the PCIe CEM Specification, Rev 4.0 for details.	PETn4	B30	Output	
PETp5 B34 Output PETp6 B37 PETn7 B39 Output PETp7 B40 Output PETp8 B44 Output PETp8 B45 PET[0:15] signals are required at the connector. For add-in cards, the required PET[0:15] signals shall be connected to the endpoint silicon. For silicon that uses less than a x16 connected per the endpoint datasheet. PETp9 B48 PETp10 B51 PETp10 B51 PETp11 B54 PETp11 B54 PETp11 B54 PETp12 B57 PETn12 B56 Output PETp12 B57 PETn13 B60 PETn14 B63 PETn15 B66 PETp15 B66 PERn0 A17 Input PERp0 A18 PERp1 A21 Input differential pairs to the receiver differential pairs on the baseboard.	PETp4	B31		(min) and 265nF (max).
PETN6 PETN6 PETN6 PETN7 PETN7 PETN7 B39 Output PETN8 PETN8 PETN8 PETN8 PETN9 PETN9 PETN9 PETN10 PETN10 PETN11 PETN11 PETN11 PETN12 PETN12 PETN12 PETN13 PETN13 PETN13 PETN14 PETN14 PETN15 PETN15 PETN15 PETN15 PETN16 PETN17 PETN17 PETN17 PETN18 PETN18 PETN18 PETN18 PETN19 PETN19 PETN19 PETN19 PETN11 PETN10 PETN10 PETN10 PETN11 PETN11 PETN11 PETN11 PETN11 PETN11 PETN11 PETN11 PETN12 PETN12 PETN13 PETN13 PETN13 PETN14 PETN15 PETN14 PETN15 PETN16 PETN16 PETN17 PETN17 PETN18 PETN18 PETN18 PETN19 PETN19 PETN19 PETN19 PETN19 PETN10 PETN10 PETN10 PETN11 PETN	PETn5	B33	Output	
PETD6 B37 PETD7 B39 Output be connected to the endpoint silicon. For silicon that uses less than a x16 connected per the endpoint datasheet. PETD9 B48 PETD10 B50 Output PETD10 B51 PETD11 B54 PETD12 B57 PETD12 B57 PETD13 B60 PETD14 B63 PETD14 B63 PETD14 B63 PETD15 B66 PERD0 A17 Input PERD0 A18 PERD0 A18 PERD1 A21 Input differential pairs to the receiver differential pairs to the receiver differential pairs on the baseboard.	PETp5	B34		
PETN7 PETN7 PETN8 PETN8 PETN8 PETN8 PETN8 PETN9 B44 Output PETP9 B45 PETN9 PETN9 B47 PETN10 PETN10 PETN11 PETN11 PETN11 PETN11 PETN12 PETN12 PETN12 PETN13 PETN13 PETN13 PETN14 PETN14 PETN14 PETN15 PETN15 PETN15 PETN15 PETN16 PETN17 PETN17 PETN17 PETN18 PETN18 PETN18 PETN18 PETN19 PETN19 PETN19 PETN19 PETN10 PETN10 PETN10 PETN10 PETN10 PETN11 PETN11 PETN11 PETN11 PETN11 PETN12 PETN12 PETN13 PETN13 PETN13 PETN14 PETN15 PETN14 PETN15 PETN15 PETN16 PETN17 PETN18 PETN17 PETN18 PETN19 PETN19 PETN19 PETN19 PETN19 PETN10 PETN10 PETN10 PETN11	PETn6	B36	Output	the connector.
PETD7 B40 PETD8 B44 Output PETD8 B45 PETD9 PETD9 B48 PETD9 B48 PETD10 B50 Output PETD10 B51 PETD11 B54 PETD11 B54 PETD12 B57 PETD12 B57 PETD13 B60 PETD13 B60 PETD14 B63 PETD14 B63 PETD15 B66 PERD0 A17 Input PERD0 A18 PERD0 A18 PERD1 A21 Input differential pairs to the receiver differential pairs on the baseboard.	PETp6	B37		
PETN8 B44 PETP8 B45 PETP8 B45 PETP8 B45 PETP8 B45 PETP9 B48 PETP9 B48 PETN0 B50 Output PETP10 B51 PETN1 B53 Output PETP11 B54 PETN12 B56 Output PETP12 B57 PETN13 B59 Output PETP13 B60 PETN14 B63 PETN15 B66 PERN0 A17 PERN0 A18 PERN1 A20 Input PERN1 A21 Input differential pairs to the receiver differential pairs on the baseboard.	PETn7	B39	Output	
PETD8 B45 PETD9 B47 PETD9 B48 PETD10 B50 PETD10 B51 PETD11 B54 PETD12 B56 PETD12 B57 PETD13 B60 PETD13 B60 PETD14 B63 PETD14 B63 PETD15 B66 PERD0 A17 PERD0 A18 PERD1 A20 PERD1 A21 PETD1 B48 PETD1 B45 PETD1 Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter differential pairs to the receiver differential pairs on the baseboard.	PETp7	B40		
PETn9 B48 PETn10 B50 Output PETp10 B51 PETn11 B53 Output PETp11 B54 PETn12 B56 Output PETp12 B57 PETn13 B59 Output PETp13 B60 PETn14 B63 PETn14 B63 PETn15 B66 PERn0 A17 Input PERp0 A18 PERn1 A20 Input datasheet. datasheet. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details.	PETn8	B44	Output	
PETP9 B48 PETP10 B50 Output PETP10 B51 Output PETP11 B53 Output PETP11 B54 Output PETP12 B56 Output PETP12 B57 PETP13 B60 PETP13 B60 PETP14 B63 PETP14 B63 PETP15 B66 Output PETP15 B66 PERNO A17 Input PERP0 A18 Input PERP1 A20 Input PERP1 A21 Input differential pairs to the receiver differential pairs on the baseboard.	PETp8	B45		
PETn10 PETp10 B51 Output Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details. PETp11 B53 Output PETp11 B54 PETn12 B56 PETn12 B57 PETn13 B59 PETp13 B60 PETp14 B62 PETp14 B63 PETp14 B63 PETp15 B66 PERn0 A17 PERp0 A18 PERp1 A20 Input A21 Refer to Section 6.1 in the PCle CEM Specification, Rev 4.0 for details.	PETn9	B47	Output	datasheet.
PETp10 B51 PETn11 B53 Output PETp11 B54 PETn12 B56 Output PETp12 B57 PETn13 B59 Output PETp13 B60 PETn14 B63 PETn15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETp9	B48		
PETn11 B53 Output PETn12 B56 Output PETp12 B57 Output PETn13 B59 Output PETp13 B60 Output PETp14 B63 Output PETp15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter differential pairs to the receiver differential pairs on the baseboard.	PETn10	B50	Output	•
PETp11 B54 PETn12 B56 Output PETp12 B57 Output PETn13 B59 Output PETp13 B60 Output PETp14 B62 Output PETp15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter differential pairs to the receiver differential pairs on the baseboard.	PETp10	B51		Rev 4.0 for details.
PETn12 B56 Output PETp12 B57 Output PETn13 B59 Output PETp13 B60 Output PETp14 B62 Output PETp15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETn11	B53	Output	
PETp12 B57 PETn13 B59 Output PETp13 B60 Output PETn14 B62 Output PETp14 B63 Output PETp15 B65 Output PETp15 B66 Output PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETp11	B54	-	
PETn13 B59 Output PETp13 B60 PETn14 B62 Output PETp14 B63 PETn15 B65 Output PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETn12	B56	Output	
PETp13 B60 PETn14 B62 Output PETp14 B63 PETn15 B65 Output PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERp1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETp12	B57		
PETn14 B62 Output PETp14 B63 PETn15 B65 Output PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETn13	B59	Output	
PETp14 B63 PETn15 B65 Output PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETp13	B60	-	
PETn15 PETn15 B66 PERn0 PERn0 A17 PERp0 A18 PERn1 PERn1 PERn1 A20 PERp1 A21 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter differential pairs to the receiver differential pairs on the baseboard.		B62	Output	
PETp15 B66 PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERp1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETp14	B63		
PERn0 A17 Input Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PETn15	B65	Output	
PERp0A18connected from the add-in card transmitterPERn1A20Inputdifferential pairs to the receiver differential pairs on the baseboard.	PETp15	B66		
PERp0 A18 connected from the add-in card transmitter PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PERn0	A17	Input	Receiver differential pairs [0:15]. These pins are
PERn1 A20 Input differential pairs to the receiver differential pairs on the baseboard.	PERp0	A18		connected from the add-in card transmitter
PERp1 A21 the baseboard.		A20	Input	differential pairs to the receiver differential pairs on
·			·	·
reme ned mput	PERn2	A23	Input	

Commented [CP27]: REFCLKO is available all the time while add-in card should not assume REFCLK1 is avail until bifurcation negotiation is completed. Minimize clock distribution for single host application.

Commented [CP28]: Suggest clarify or remove this sentence as AC caps can also be placed close to the connector

Commented [TN29R28]: Deleted specific placement location text to allow vendors to place caps anywhere on the transmit path. Also did the same with the PER* signals.



PERp2	A24		The PCIe receive pins shall be AC coupled on the add-
PERn3	A26	Input	in card with capacitors. The capacitors shall be placed
PERp3	A27		next to the add-in-card transmitters. The AC coupling
PERn4	A30	Input	capacitor value shall be between 176nF (min) and
PERp4	A31		265nF (max).
PERn5	A33	Input	
PERp5	A34		For baseboards, the PER[0:15] signals are required at
PERn6	A36	Input	the connector.
PERp6	A37		
PERn7	A39	Input	For add-in cards, the required PER[0:15] signals shall
PERp7	A40		be connected to the endpoint silicon. For silicon that
PERn8	A44	Input	uses less than a x16 connection, the appropriate
PERp8	A45		PER[0:15] signals shall be connected per the endpoint
PERn9	A47	Input	datasheet.
PERp9	A48		
PERn10	A50	Input	Refer to Section 6.1 in the PCIe CEM Specification,
PERp10	A51		Rev 4.0 for details.
PERn11	A53	Input	
PERp11	A54		
PERn12	A56	Input	
PERp12	A57		
PERn13	A59	Input	
PERp13	A60		
PERn14	A62	Input	
PERp14	A63		
PERn15	A65	Input	
PERp15	A66		
PERSTO#	B10	Output	PCIe Reset #0, #1. Active low.
PERST1#	A11		
			When PERSTn# is deasserted, the signal shall indicate
			the applied power is within tolerance and stable for
			the add-in card.
			PERST# shall be deasserted at least 100ms after the
			power rails are within the operating limits per the
			PCIe CEM Specification. The PCIe REFCLKs shall also
			become stable within this period of time.
			DEDGE I III III III III II II III III III I
			PERST shall be pulled high to <u>+</u> 3.3 <u>V EDGEVaux</u> on the
			baseboard.
			For OCP NIC 3.0, PERST deassertion shall also indicate
			the full card power envelope is available to the add-in
			card.
			33.3.
1	I	1	1

Rev <u>0.60</u>

For baseboards, the PERST[0:1]# signals are required at the connector.
For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon. Unused PERST[0:1]# signals shall be left as a no connect.
Note: For cards that only support 1 x16, PERSTO# is used. For cards that support 2 x8, PERSTO# is used for the first eight PCIe lanes, and PERST1# is used for the second eight PCIe lanes.
Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.

Commented [CP30]: PERSTO# is always avail while add-in card should not assume PERST1# is avail until bifurcation negotiation is completed

3.4.2 PCIe Present and Bifurcation Control Pins

This section provides the pin assignments for the PCIe present and bifurcation control signals. The AC/DC specifications are defined in Section 3.12XXX. An example connection diagram is shown in Figure 69Figure 60.

The PRSNTA#/PRSNTB[0:3]# state shall be used to determine if a card has been physically plugged in. The BIF[0:2]# pins shall be latched before PWRDIS deassertion to ensure the correct values are detected by the system. Changing the pin states after this timing window is not allowed. Refer to the AC timing diagram in Section 3.12*** for details.


Table <u>171816</u>: Pin Descriptions – PCle Present and Bifurcation Control Pins

Signal Name	Pin #	Baseboard Direction	Signal Description
PRSNTA#	A12 A10	Output	Present A is used for add-in card presence and PCIe capabilities detection.
			For baseboards, this pin shall be directly connected to GND.
			For add-in cards, this pin shall be directly connected to the PRSNTB[3:0]# pins.
PRSNTB0# PRSNTB1# PRSNTB2#	B42 A42 A10 A12	Input	Present B [0:3]# are used for add-in card presence and PCle capabilities detection.
PRSNTB3#	B70		For baseboards, these pins shall be connected to the I/O hub and pulled up to +3.3V_EDGEaux using 1kOhm resistors.
			For add-in cards, these pins shall be strapped to PRSNTA# per the encoding definitions described in Section 3.6.



			Note: PRSNTB3# is located at the bottom of the 4C connector and is only applicable for add-in cards with a PCIe width of x16 (or greater). Add-in cards that implement a 2C card edge do not use the PRSNTB3# pin for capabilities or present detection.
BIFO#	A7B7	Output	Bifurcation [0:2]# pins allow the baseboard to force
BIF1#	A8B8		configure the add-in card bifurcation.
BIF2#	A9B9		
BIFZ#	AS 59		For baseboards, these pins shall be outputs driven from the baseboard I/O hub and allow the system to force configure the add-in card bifurcation. The baseboard may optionally tie the BIF[0:2]# signals to ±3.3V_EDGEaux or to ground per the definitions are described in Section 3.6 if no dynamic bifurcation configuration is required. For add-in cards, these signals shall connect to the endpoint bifurcation pins if it is supported.
			Note: the required combinatorial logic output for endpoint bifurcation is dependent on the specific silicon and is not defined in this specification.

Figure 6960: PCle Present and Bifurcation Control Pins






3.4.3 SMBus Interface Pins

This section provides the pin assignments for the SMBus interface signals. The AC/DC specifications are defined in the SMBus 2.0 and I^2C bus specifications. An example connection diagram is shown in <u>Figure 70Figure 61Figure XXX</u>.

Table <u>181917</u>: Pin Descriptions – SMBus

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
SMCLK	A7	Output, OD	SMBus clock. Open drain, pulled up to
			±3.3V_EDGEaux on the baseboard.
			For baseboards, the SMCLK from the platform SMBus
			master shall be connected to the connector.
			For add-in cards, the SMCLK from the endpoint silicon
			shall be connected to the card edge gold fingers.
SMDAT	A8	Input /	SMBus Data. Open drain, pulled up to
		Output, OD	±3.3V_EDGEaux on the baseboard.
			For baseboards, the SMDAT from the platform SMBus
			master shall be connected to the connector.
			For add-in cards, the SMDAT from the endpoint
			silicon shall be connected to the card edge gold fingers.
SMRST#	A9	Output, OD	SMBus reset. Open drain.
			For baseboards, this pin shall be pulled up to
			<u>+</u> 3.3V <u>EDGE</u> aux . The SMRST pin may be used to reset
			optional downstream SMBus devices (such as
			temperature sensors). The SMRST# implementation
			shall be mandatory for baseboard implementations.
			For add-in cards, SMRST# is optional and is
			dependent on the add-in card implementation. The
			SMRST# signal shall be left as a no connect if it is not
			used on the add-in card

Rev <u>0.60</u>



3.4.4 Power Supply Pins

This section provides the pin assignments for the power supply interface signals. The AC/DC specifications are defined in the PCle CEM Specification, Rev 4.0 and amended in Section 3.10. An example connection diagram is shown in Figure 71Figure 62.




Table 192018: Pin Descriptions – Power

Signal Name	Pin#	Baseboard	Signal Description
Signal Name	1 111 #	Direction	Signal Description
GND	Various	GND	Ground return; a total of 46 ground pins are on the
			main 140-pin connector area. Refer to Section 3.3 for
			details.
+12V_EDGE/	B1, B2,	Power	<u>+</u> 12V main or <u>+</u> 12V <u>Aux aux power; total of 6 pins per</u>
+12V_AUX	B3, B4,		connector. The <u>+</u> 12V <u>EDGE</u> pins shall be rated to
	B5, B6		1.1A per pin with a maximum derated power delivery
			of 80W.
			The +12V_EDGE power pins shall be within the rail
			tolerances as defined in Section 3.10 when the
			PWRDIS pin is driven low by the baseboard.
+3.3V_ <u>EDGE</u>	B11	Power	±3.3V main or ±3.3V Aux aux power; total of 1 pin per
/3.3V_AUX			connector. The <u>+</u> 3.3V <u>EDGE</u> pin shall be rated to 1.1A
			for a maximum derated power delivery of 3.63W.
			The +3.3V EDGE aux/main power pin shall be within
			the rail tolerances as defined in Section 3.10 when
			the PWRDIS pin is driven low by the baseboard.
PWRDIS	B12	Output, O/D	Power disable. Active high. Open-drain
			This signal shall be pulled up to <u>+</u> 3.3V_ <u>EDGE</u> through
			a 10kOhm resistor on the baseboard.
			When high, all add-in card supplies shall be disabled.
			When low, add-in card supplies shall be enabled.
		l	which low, add-in card supplies shall be eliabled.

Figure <u>71</u>62: Example Power Supply Topology

65



3.4.5 Miscellaneous Pins

This section provides the pin assignments for the miscellaneous interface signals.

Table $\underline{202119}$: Pin Descriptions – Miscellaneous 1

Signal Name	Pin #	Baseboard	Signal Description		
		Direction			
RFU, N/C	B68,	Input /	Reserved future use pins. These pins shall be left as		
	B69,	Output	no connect.		
	A68,				
	A69, A70				



3.5 Signal Descriptions – OCP Bay (Primary Connector)

The following section describes the functions in the Primary Connector 28-pin OCP bay. This 28-pin bay is shown in Section 3.3 and have pin numbers designated as OCP_B[1:14], and OCP_A[1:14]. All pin directions on this OCP bay are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: The pins that are common to both the Primary and Secondary Connectors are defined in Section 3.4.

3.5.1 PCIe Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the PCle interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in Section XXX the PCle CEM Specification. An example connection diagram that shows REFCLK2, REFCLK3, PERST2# and PERST3# is shown in Section 3.7.

Table 212220: Pin Descriptions – PCle 2

Signal Name	Pin #	Baseboard Direction	Signal Description
REFCLKn2	OCP_B11	Output	PCIe compliant differential reference clock #2, and
REFCLKp2	OCP_B12		#3. 100MHz reference clocks are used for the add-in
REFCLKn3	OCP_A11	Output	card PCIe core logic.
REFCLKp3	OCP_A12		
			For baseboards, the REFCLK2 and REFCLK3 signals
			are required at the Primary connector. <u>Baseboards</u>
			shall disable REFCLK2 and REFCLK3 if they are not
			used by the add-in card.
			For add-in cards, the required REFCLKs shall be connected per the endpoint datasheet. <u>Unused REFCLKs on the add-in card shall be left as a no connect.</u>
			Note: REFCLK2 and REFCLK3 are not used for cards
			that only support a 1 x16, 1 x8 or 2 x8 connection.
			Refer to Section 2.1 in the PCIe CEM Specification, Rev 4.0 for details.
PERST2#	OCP_A1	Output	PCIe Reset #2, #3. Active low.
PERST3#	OCP_A2		
			When PERSTn# is deasserted, the signal shall
			indicate the applied power is within tolerance and
			stable for the add-in card.
			PERST# shall be deasserted at least 100ms after the power rails are within the operating limits per the

Commented [CP31]: Can we make this statement more accurate to cover all of the multi-host cases with >2 hosts?



			PCIe CEM Specification. The PCIe REFCLKs shall also become stable within this period of time. PERST shall be pulled high to ±3.3V_EDGEaux on the baseboard. For OCP NIC 3.0, PERST deassertion shall also indicate the full card power envelope is available to the add-in card. For baseboards, the PERST[0:12:3]# signals are required at the connector. For add-in cards, the required PERST[0:12:3]# signals shall be connected to the endpoint silicon. Unused PERST[2:3]# signals shall be left as a no connect. Note: PERST2# and PERST3# are not used for cards
			that only support a 1 x16 or 2 x8 connection.
			Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.
WAKE#	OCP_A3	Input, OD	WAKE#. Open drain. Active low. This signal shall be driven by the add-in card to notify the baseboard to restore PCIe link. For add-in cards that support multiple WAKE# signals, their respective WAKE# pins may be tied together as the signal is open-drain to form a wired-OR. For baseboards, this signal shall be pulled up to +3.3V_EDGE on the baseboard with a 10kOhm resistor. This signals shall be connected to the
			For add-in cards, this signal shall be directly connected to the endpoint silicon WAKE# pin(s). This pin shall be left as a no connect if WAKE# is not supported by the silicon. Refer to Section 2.3 in the PCIe CEM Specification, Rev 4.0 for details.

Commented [CP32]: Can we make this statement more accurate to cover all of the multi-host cases with >2 hosts? And this note should be aligned with REFCLK2/REFCLK3

Rev <u>0.60</u>

This section provides the pin assignments for the NC-SI over RBT interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in the DSP0222 NC-SI specification. An example connection diagram is shown in Figure 63.

Table 222321: Pin Descriptions – NC-SI Over RBT

			escriptions – NC-SI Over RBT	4
Signal Name	Pin #	Baseboard	Signal Description	
		Direction		_
RBT_REF_CLK_IN	OCP_A14	Output	Reference clock input. Synchronous clock reference for receive, transmit and control interface. The clock shall have a nominal typical frequency of 50MHz ±100ppm.	
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the Primary connector OCP bay. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor.	
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.	
RBT_CRS_DV	OCP_B14	Input	Carrier sense/receive data valid. This signal is used to indicate to the baseboard that the carrier sense/receive data is valid.	
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor.	
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.	
RBT_RXD0 RBT_RXD1	OCP_B9 OCP_B8	Input	Receive data. Data signals from the network controller to the BMC.	
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to <u>+</u> 3.3V_EDGEaux on the baseboard. If the	

Commented [HS33]: Make this table consistent with DSP0222. For additional specification information, please refer to DSP0222 in the description.

Commented [NT34R33]: Can you please review and see what is inconsistent with the spec?

Commented [TN35R33]: Made edits based on Hemal's recommendations 20180115.



			baseboard does not support NC-SI over RBT, then this signal shall be terminated to ±3.3 Vaux-3 V EDGE through a 100kOhm pull-up. For add-in cards, this pin shall be connected between the gold finger and the RBT_RXD[0:1] pins on endpoint silicon. This pin shall be left as a no connect
RBT_TX_EN	OCP_A7	Output	if NC-SI <u>over RBT</u> is not supported. Transmit enable.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor to ground on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down.
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.
RBT_TXD0 RBT_TXD1	OCP_A9 OCP_A8	Output	Transmit data. Data signals from the BMC to the network controller.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to <u>+</u> 3.3V_EDGEaux on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to <u>+</u> 3.3V_EDGEaux through a 100kOhm pull-up.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_TXD[0:1] pins on the endpoint silicon. This pin shall be left as a no connect if NC-SI over RBT is not supported.
RBT_ARB_OUT	OCP_A5	Output	NC-SI hardware arbitration output. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_IN signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_OUT to the RBT_ARB_IN pin of the next NC-SI over RBT

Rev <u>0.60</u>

			capable device in the ring, or back to the RBT_ARB_IN pin of the source device if there is a single device on the ring.
			For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_IN pin to allow a complete hardware arbitration ring on the add-in card.
			For add-in cards, this pin shall be connected from the gold finger to the RBT_ARB_IN pin on the endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_IN pin if NC-SI is not supported. This allows the hardware arbitration signals to pass through in a multi-primary connector baseboard.
RBT_ARB_IN	OCP_A4	Input	NC-SI hardware arbitration input. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_OUT signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_IN to the RBT_ARB_OUT pin of the next NC-SI over RBT capable device in the ring, or back to the RBT_ARB_OUT pin of the source device if there is a single device on the ring.
			For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_OUT pin to allow a complete hardware arbitration ring on the add-in card.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_ARB_OUT pin on the endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_OUT pin if NC-SI is not supported. This allows the hardware arbitration signals to pass through in a multi-primary connector baseboard.
SLOT_ID	OCP_B7	Output	NC-SI Address pin. This pin shall only be used if the end point silicon supports package identification.



For baseboards, this pin shall be used to identify the slot ID value. This pin shall be directly to GND for SlotID = 0. This pin shall be pulled up to $\pm 3.3V$ EDGEaux for SlotID = 1.

For add-in cards, this pin shall be connected to the endpoint device GPIO associated with the Package ID[1] field. Refer to Section 4.8.1 and the device datasheet for details.

For add-in cards with multiple endpoint devices, the SLOT_ID pin may be used to configure a different Package ID value so long as the resulting combination does not cause addressing interferences.

For endpoint devices without NC-SI <u>over RBT</u> support, this pin shall be left as a no connect on the add-in card.






Figure 7263: NC-SI Over RBT Connection Example – Single Primary Connector

Rev <u>0.60</u>

Figure <u>7364</u>: NC-SI Over RBT Connection Example – Dual Primary Connector







Note 1: For baseboard designs with a single Primary Connector, connect ARB_IN to ARB_OUT to complete the NC-SI hardware arbitration ring. For designs with multiple Primary Connectors, connect ARB_IN and ARB_OUT to an analog mux to complete the NC-SI arbitration ring based on the number of cards installed in the system. An example dual Primary Connector implementation is shown in <u>Figure 73Figure 64</u>.

Note 2: For add-in cards with two discrete endpoint silicon, the Package ID[0] bit shall be statically set based on its silicon instance. For example, the figure above shows Network Silicon #0 and Network Silicon #1. Network Silicon #0 has Package ID[0] = 0b0, Network Silicon #1 has Package ID[0] = 0b1.



3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the Scan Bus interface signals on the Primary Connector OCP Bay. The AC/DC specifications are defined in Section XXX An example timing diagram is shown in Figure XXX. An example connection diagram is shown in Figure 75Figure 65.

Table <u>232422</u>: Pin Descriptions – Scan Chain


Signal Name	Pin #	Baseboard	Signal Description
		Direction	
CLK	OCP_B6	Output	Scan clock. The CLK is an output pin from the baseboard to the add-in card. The CLK may run up to 12.5MHz.
			For baseboard implementations, the CLK pin shall be connected to the Primary Connector. The CLK pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the CLK pin shall be connected to Shift Registers 0 & 1, and optionally connected to Shift Registers 2 & 3 (if implemented) as defined in the text and Figure 75Figure 65, below. The CLK pin shall be pulled up to ±3.3V_EDGEaux through a 1kOhm resistor.
DATA_OUT	OCP_B5	Output	Scan clock data output from the baseboard to the add-in card. This bit stream is used to shift in NIC configuration data.
			For baseboard implementations, the DATA_OUT pin shall be connected to the Primary Connector. The DATA_OUT pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the DATA_OUT pin may be left floating if it is not used for add-in card configuration. The DATA_OUT pin shall be pulled up to ±3.3V_EDGEaux through a 1kOhm resistor.
DATA_IN	OCP_B4	Input	Scan clock data input to the baseboard. This bit stream is used to shift out NIC status bits.
			For baseboard implementations, the DATA_IN pin shall be pulled up to ±3.3V_EDGEaux through a 10kOhm resistor to prevent the input signal from floating if a card is not installed. This pin may be left as a no connect if the scan chain is not used.

Commented [CP36]: Suggest to put a reference timing diagram for scan operation since this is not an industrial standard and we will make it free running

Rev <u>0.60</u>

			For NIC implementations, the DATA_IN scan chain is required. The DATA_IN pin shall be connected to Shift Registers 0 & 1, as defined in the text and Figure 75Figure 65.
LD#	OCP_B3	Output	Scan clock shift register load. Used to latch configuration data on the add-in card.
			For baseboard implementations, the LD# pin shall be pulled up to ±3.3V_EDGEaux through a 1kOhm resistor if the scan chain is not used to prevent the add-in card from erroneous data latching.
			For NIC implementations, the LD# pin implementation is required. The LD# pin shall be connected to Shift Registers 0 & 1 as defined in the text and Figure 75Figure 65. The LD# pin shall be pulled up to ±3.3V EDGEaux through a 1kOhm resistor.

Figure 74: Example Scan Chain Timing Diagram



The scan chain provides side band status indication between the add-in card and the baseboard. The scan chain bit definition is defined in the two tables below. The scan chain data stream is 32-bits in length for both the DATA_OUT and the DATA_IN streams. The scan chain implementation is optional on the host, but is mandatory on all OCP NIC 3.0 cards. The scan chain components operates on the ±3.3V_EDGEaux power domain.

The DATA_OUT bus is an output from the host. The DATA_OUT bus provides initial configuration options to the add-in card. At the time of this writing, the default implementation does not use the DATA_OUT stream and is not implemented on the NIC. However, all baseboard systems that implement the Scan Chain shall connect DATA_OUT between the platform and the Primary Connector for future-proofing NIC implementations and subsequent revisions of this specification.

Table 242523: Pin Descriptions – Scan Chain DATA_OUT Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.[07]	RSVD	0b000000	Reserved. Byte 0 value is 0h00.
1.[07]	RSVD	0h00	Reserved. Byte 1 value is 0h00.
2.[07]	RSVD	0h00	Reserved. Byte 2 value is 0h00.
3.[07]	RSVD	0h00	Reserved. Byte 3 value is 0h00.



The DATA_IN bus is an input to the host and provides NIC status indication. The default implementation is completed with two 8-bit 74LV165 parallel in to serial out shift registers in a cascaded implementation. Up to four shift registers may be implemented to provide additional NIC status indication to the host platform.

DATA_IN shift registers 0 & 1 shall be mandatory for scan chain implementations. DATA_IN shift registers 2 & 3 are optional depending on the card type and fields being reported to the host. DATA_IN shift register 2 may be used to indicate future definitions of the scan chain bit stream. DATA_IN shift registers 3 (in conjunction with shift register 2) are required for reporting link/activity indication on card implementations with 5-8 ports.

The host should read the DATA_IN bus multiple (TBD) times to qualify the incoming data stream. The number of data qualification reads is dependent on the baseboard implementation.

A 1kOhm pull up resistor shall be implemented on the NIC to the SER input of the last shift register on the DATA_IN scan chain to maintain a default bit value of 0b1 for unused bits for implementations using less than four shift registers.

Table <u>252624</u>: Pin Descriptions – Scan Bus DATA_IN Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.0	PRSNTB[0]#	0bX	PRSNTB[3:0]# bits shall reflect the same state as
0.1	PRSNTB[1]#	0bX	the signals on the Primary Connector.
0.2	PRSNTB[2]#	0bX	
0.3	PRSNTB[3]#	0bX	
0.4	WAKE_N	0bX	PCIe WAKE_N signal shall reflect the same state as the signal on the Primary Connector.
0.5	TEMP_WARN_N	0b0 0b1	Temperature monitoring pin from the on-card thermal solution. This pin shall be asserted high-low when temperature sensor exceeds the temperature warning threshold.
0.6	TEMP_CRIT_N	0b0 0b1	Temperature monitoring pin from the on-card thermal solution. This pin shall be asserted high-low when temperature sensor exceeds the temperature critical threshold.
0.7	FAN_ON_AUX	0b0	When high, FAN_ON_AUX shall request the system fan to be enabled for extra cooling in the S5 state.
1.0	LINK_ACT_P0	0b1	Port 03 link/activity indication. Active low.
1.1	LINK_ACT_P1	0b1	
1.2	LINK_ACT_P2	0b1	0b0 – Link LED is illuminated on the host platform.
1.3	LINK_ACT_P3	0b1	0b1 – Link LED is not illuminated on the host platform.
			Steady = link is detected on the port.


Rev <u>0.60</u>

			Blinking = activity is detected on the port. The blink
			rate should blink low for 50-500ms during activity
			periods.
		01.4	Off = the physical link is down or disabled
1.4	SPEED_A_P0	0b1	Port 03 speed A (max rate) indication. Active low.
1.5	SPEED_A_P1	0b1	
1.6	SPEED_A_P2	0b1	0b0 – Port is linked at maximum speed.
1.7	SPEED_A_P3	0b1	0b1 – Port is not linked at the maximum speed or
2.0	CCl:\((:\(0)\)	Ol- 4	no link is present.
2.0	ScanChainVer[0]	0b1	ScanChainVer[1:0] shall be used to indicate the
2.1	ScanChainVer[1]	0b1	scan chain bit definition version. The encoding shall
			be as follows:
			0b11 – Scan chain bit definition version 1
			corresponding to OCP NIC 3.0 version 1.0.
			corresponding to OCF Mic 3.0 Version 1.0.
			All other encoding values shall be reserved.
2.2	RSVD	0b1	Byte 2 bits [2:7] are reserved. These bits shall
2.3	RSVD	0b1	default to the value of 0b1. These bits may be used
2.4	RSVD	0b1	in future versions of the scan chain.
2.5	RSVD	0b1	
2.6	RSVD	0b1	
2.7	RSVD	0b1	
3.0	LINK_ACT_P4	0b1	Port 47 link/activity indication. Active low.
3.1	LINK ACT P5	0b1]
3.2	LINK_ACT_P6	0b1	0b0 – Link LED is illuminated on the host platform.
3.3	LINK_ACT_P7	0b1	0b1 – Link LED is not illuminated on the host
			platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port. The blink
			rate should blink low for 50-500ms during activity
			periods.
			Off = the physical link is down or disabled
3.4	SPEED_A_P4	0b1	Port 47 speed A (max rate) indication. Active low.
3.5	SPEED_A_P5	0b1	
3.6	SPEED_A_P6	0b1	0b0 – Port is linked at maximum speed.
3.7	SPEED_A_P7	0b1	0b1 – Port is not linked at the maximum speed or
			no link is present.




Figure <u>75</u>65: Scan Bus Connection Example

Rev <u>0.60</u>



http://opencompute.org





3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)

Rev <u>0.60</u>

This section provides the miscellaneous pin assignments for the pins on the Primary Connector OCP Bay. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and Section 3.12. An example PWRBRK# connection is shown in the PCle CEM Specification. An example NIC PWR GOOD connection diagram is shown in Figure 71 Figure 62 Figure XXX.

Table 262725: Pin Descriptions – Miscellaneous 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PWRBRK#	OCP_B2	Output, OD	Power break. Active low, open drain.
			This signal shall be pulled up to ±3.3V_EDGEaux on the add-in card with a minimum of 95kOhm. The pull up on the baseboard shall be a stiffer resistance in-order to meet the timing specs as shown in the PCIe CEM Specification.
			When this signal is driven low by the baseboard, the Emergency Power Reduction State is requested. The add-in card shall move to a lower power consumption state.
NIC_PWR_GOOD	OCP_B1	Input	NIC Power Good. Active high. This signal is driven by the add-in card.
			When high, this signal shall indicate that all of the add-in card power rails are operating within nominal tolerances.
			When low, this signal shall indicate that the add-in card power supplies are not yet within nominal tolerances or are in a fault condition.
			For baseboards, this pin may be connected to the platform I/O hub as a NIC power health status indication. This signal shall be pulled down to ground with a 100kOhm resistor on the baseboard to prevent a false power good indication if no addin card is present.
			For add-in cards this signal shall indicate the add-in card power is "good". This signal may be implemented by a cascaded power good or a discrete power good monitor output.
GND	OCP_A6 OCP_A10 OCP_A13 OCP B10 OCP B13	GND	Ground return; a total of 5 ground pins are on the OCP bay area.




3.6 PCIe Bifurcation Mechanism

OCP3.0 baseboards and add-in cards support multiple bifurcation combinations. Single socket baseboards with a single or multiple root ports, as well as a multi-socket baseboards with a single or multiple root ports are supported. The bifurcation mechanism also supports add-in cards with a single or multiple end points. These features are accomplished via I/O pins on the Primary and Secondary connector:

- PRSNTA#, PRSNTB[3:0]#. The PRSNTA# pin shall connect to the PRSNTB# pins as a hard coded value on the add-in card. The encoding of the PRSNTB[3:0]# pins allows the baseboard to determine the PCIe Links available on the add-in card.
- BIF[3:0]#. The BIF# pin states shall be controlled by the baseboard to allow the baseboard to
 override the default end point bifurcation for silicon that support bifurcation. Additional
 combinatorial logic is required and is specific to the card silicon. The combinatorial logic is not
 covered in this specification. The BIF[3:0]# pins may optionally be hardcoded for baseboards that do
 not require a dynamic bifurcation override.

A high level bifurcation connection diagram is shown in Figure 69. Figure 66.

Figure 66: PCIe Bifurcation Pin Connections Support



3.6.1

3.6.23.6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)

Commented [TN37]: Duplicate. Remove. Reference Figure 60 instead.

Rev 0.6

The add-in card to baseboard configuration mechanism consists of four dual use pins (PRSNTB[3:0]#) on the add-in card and a grounded PRSNTA# pin on the baseboard. These pins provide card presence detection as well as mechanism to notify the baseboard of the pre-defined PCIe lane width capabilities. The PRSNTB[3:0]# pins are pulled up to ±3.3V_EDGEaux on the baseboard and are active low signals. A state of 0b1111 indicates that no card is present in the system. Depending on the capabilities of the add-in card, a selection of PRSNTB[3:0]# signals may be strapped to the PRSNTA# signal and is pulled low by the baseboard. The encoding of the PRSTNB[3:0]# bits is shown in Table 27Table 26 for x16 and x8 PCIe cards.

3.6.33.6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)

Three signals (BIF[2:0]#) are driven by the baseboard to notify requested bifurcation on the add-in card silicon. This allows the baseboard to set the lane configuration on the add-in card that supports multiple bifurcation options.

For example, a baseboard that has four separate hosts that support a 4 x4 connection, should appropriately drive the BIF[2:0]# pins per Table 27 Table 26 and indicate to the add-in card silicon to setup a 4 x4 configuration.

As previously noted, the BIF[2:0]# signals require additional combinatorial logic to decode the BIF[2:0]# value and appropriately apply it to the end-point silicon. The combinatorial logic is not covered in the specification as its implementation is specific to the vendor silicon used.

3.6.43.6.3 PCIe Bifurcation Decoder

The combination of the PRSNTB[3:0]# and BIF[2:0]# pins deterministically sets the PCIe lane width for a given combination of baseboard and add-in cards. <u>Table 27 Table 26</u> shows the resulting number of PCIe links and its width for known combinations of baseboards and add-in cards.

*Note: The baseboard must disable PCIe lanes during the initialization phase if the number of detected PCIe links are greater than what is supported on the baseboard to prevent a nondeterministic solution. For example, if the baseboard only supports a 1 x16 connection, and the add-in card only supports a 2 x8 connection, the baseboard must disable PCIe lanes 8-15 to prevent any potential LTSSM issues during the discovery phase.



Table 272826: PCIe Bifurcation Decoder for x16 and x8 Card Widths

l						Single Host				RSVD	Dual Host	Quad Host	Quad Host
			Host	1 Host	THost	1Host	1 Host	1 Host	THost	BSVD	2 Hosts	4 Hosts	4 Hosts
			Host CPU Sookets	1 Upstream Sooket	1 Upstream Socket	Upstream Socket Upstream Socket Upstream Socket Obstream Socket Upstream S	2 Upstream Sockets	4 Upstream Sockets	4 Sookets (1 Socket per Host) First 8 PCle lanes	RSWD	RSVD 2 Upstream Sockets 4 Upstream Sockets (1 Socket per Host) (1 Socket per Host)		4 Sockets (1 Socket per Host) First 8 PCle lanes
Zű	Network Card - Supported PCIe Configurations	purations	Total PCle Links	1Link (No Bifurcation)	1 or 2 Links	1, 2, or 4 Links	2 Links	4 Links	4 x2 links	RSWD	2 Links	4 Links	4 x2 links
			System Support	1x16, 1x8, 1x4, 1x2, 1x1	1x15,1x8,1x4,1x2,1x1	1x16, 1x8, 1x4, 1x2, 1x1 1x16, 1x8, 1x4, 1x2, 1x1 1x16, 1x8, 1x4, 1x2, 1x1	1x8,1x4,1x2,1x1			RSVD			
					2x8,2x4,2x2,2x1	2 x8, 2 x4, 2 x2, 2 x1	2x8,2x4,2x2,2x1				2x8,2x4,2x2,2x1		
Minimum						4 x4, 4 x2, 4 x1		4 x4, 4 x2, 4x1	4×2,4×1			4×4,4×2,4×1	4×2,4×1
ē		Ī	System Encoding BF[2:0]#	00000	00000	00000	00001	06010	06011	06100	06101	05110	06111
Card Edge	Card Short Supported Name Modes	Supported Bifurcation Modes	Add-in-Card Encoding PRSNTB(3.0)#										
	tont			RSVD - Card not present in the system	n the system								
*	- 0		061110	1×8	9%	1×8	1x8 (Sorber Dodu)	1x4 (Sooker Dooks)	1x2 (Socker Donly)		1x8 (Hoer Desells)	1x4 (Hose Dooks)	1x2 (Hose Opeda)
	144,142,141	12	061110	1×4	- FE	144	1.4	184	142		1104	184	142
R	1%4						(Socket 0 only)	(Socket 0 only)	(Socket 0 only)		(Host Donly)	(Host Donly)	(Host 0 only)
20	1x2,1x1		0b1110	1×2	Ž.	7×2	1x2 (Socket 0 only)	1x2 (Socket 0 only)	1x2 (Socket 0 only)		1x2 (Host 0 only)	1x2 (Host 0 only)	1x2 (Host 0 only)
22	1st		011110	1st	141	141	1x1 (Socket Borly)	1x1 (Socket 0 only)	1k1 (Socket 0 only)		1x1 (Host 0 only)	1x1 [Host Donly]	Tu1 (Host 0 only)
30	1x8.1x4,1x2,1x1 1x8.0ption B 2x4,2x2,2x1	ž	061101	1x8	9%	1×8	1x8 (Socket 0 only)	2x4	2 NZ (Socket 0 & 2 only)		1x8 (Host 0 only)	2×4	2x2 (Host 08:2 only)
40 2	2x8,2x4,2x2,2x1 2x8 Dption B 4x4,4x2,4x1	2x1	061101	1,08	2168	2 n8	2×8	4 104	2 NZ (Socket 0 & 2 only)		2 148	4 x 4	2 x 2 (Host 0 & 2 only)
8	1x8.1x4 2x4, 1x8.0ption D 4x2 (First 8 lanes), 4x1	lanes), 4 x1	061100	1×8	9%	8×.	1x8 (Socket 0 only)	2 84	4 ×2		1x8 (Host 0 only)	2×4	2×4
- ÷	1x16.1x6,1x4 2x6,2x4, 1x16.Detion 0 4x4,4x2 (First 8 lanes).4x1	lx4 irst8lanes].4x1	061 100	2×12	1x16	1x16	2 ×8	4.84	4 12		2×8	484	4,92
Q	RSVD RSVD			RSVD - The encoding of C	b1011 is reserved due to in	sufficient spacing between	n PRSNTA and PRSNTB2	RSVD - The encoding of 0b1011 is reserved due to insufficient spacing between PRSNIA and PRSNIB2 pin to provide positive cardidentification.	didentification				
20	2x4,2x2,2x1 2x4 1x4,1x2,1x1			1x4	<u>*</u>	2×4	1x4 (Socket 0 only)	2×4	2 NZ (Socket 0 & 2 only)		1x4 (Host 0 only)	2×4	2x2 (Host 0& Tonly)
8	4 k2 (First 8) 2 k2, 2 k1 4 k2 1 k2, 1 k1	4 x2 (First Blanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	061001	142	54	2 112	1 _N 2 (Socket 0 only)	242	4×2		1x2 (Host 0 only)	242	2,4
	RSVD RSVDforfut	gip	001000										
4C 1,	1x16.1x8,1s	ls:	060111	1×16	1×16	1×16	1x8 (Socket Conly)	1x4 (Socket 0 only)	1x2 (Socket 0 only)		1x8 (Host 0 only)	1x4 (Host 0 only)	1 ₁₄ 2 (Host 0 only)
40	2x8,2x4,2x2,2x1 2x8 Option A		000110	.ge:	2.08	2×8	2×8	2 x4 (Socket 0 & 2 only)	2 x2 (Socket 0 & 2 only)		2×8	2x4 (Host 0 & 2 only)	1x2 (Host 0 & Tonly)
40 1	1x16 Dation B 2x8, 2x4, 2x2, 2x1	1x1	060101	1×16	1x16	1×16	2 v8	2 x4 (Sooket 0 & 2 only)	1 _N 2 (Socket 0 only)		2 1/8	2 x4 (Host 0 & 2 only)	2x2 (Host 0& 1 only)
-t	1x16,1x6,1x4 2x8,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	184 282,281	060100	1×16	1×16	1×16	2 ×8	4×4	2 x2 (Socket 0 & 2 only)		2×8	4×4	2×2 (Host 0 & Tonly)
	4		060 011	154	2×4*	4 κ4	2 x4 (EP 0 and 2 only)	4 ×4	4 x2 (Socket 0 & 2 only)		2x4 (EP 0 and 2 only)	4×4	4 x/2 (Host 0 & 1 only)
			060010										
RSVD RS	RSVD RSVD		000001										
ı			nnnan										

Commented [CP38]: Can we make this table more readable? The current format is really hard to read

3.6.5

3.6.63.6.4 Bifurcation Detection Flow

[Need input and clarification from system vendors]

The following detection flow shall be used to determine the resulting link count and lane width based on the baseboard and add-in card configurations.

- 1. The baseboard shall read the state of the PRSNTB[3:0]# pins. An add-in card is present in the system if the resulting value is not 0b1111.
- Firmware determines the add-in card PCle lane width capabilities per <u>Table 27Table 26</u> by reading the PRSNTB[3:0]# pins.
- 3. The baseboard reconfigures the PCIe bifurcation on its ports to match the highest common lane width and lowest common link count on the card.
- 4. For cases where the baseboard request a link count override (such as requesting a 4-host baseboard requesting 4 x4 operation on a supported card that would otherwise default to a 2 x8 case), the BIF[0:2]# pins shall be asserted as appropriate. Asserting the BIF[0:2]# pins assumes the add-in card supports the requested link override.
- 5. PERST# shall be deasserted after the >100ms window as defined by the PCIe specification. Refer to Section 3.12 for timing details.




3.6.73.6.5 PCIe Bifurcation Examples

For illustrative purposes, the following figures show several common bifurcation permutations.


Figure 76Figure 67 illustrates a single host baseboard that supports x16 with a single controller add-in card that also supports x16. The PRSTNB[3:0]# state is 0b0111. The BIF[2:0]# state is 0b000 as there is no need to instruct the end-point network controller to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16. The single host baseboard determines that it is also capable of supporting 1 x16. The resulting link width is 1 x16.

Figure 7667: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)

Rev <u>0.60</u>







Commented [NT39]: From Jon Lewis:

I think the resistor strap is wrong... you can change 3:0 to 0:3 or move the resistor. (Figure 67 from v57)


Commented [NT40R39]: Resolved 1/12/2018. Moved series resistor to PRSNT3# to achieve encoding [3:0] = 0b0111


Rev <u>0.60</u>

Figure 77Figure 68 illustrates a single host baseboard that supports 2 x8 with a single controller add-in card that also supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The single host baseboard determines that it is also capable of supporting 2 x8. The resulting link width is 2 x8.

Figure 7768: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)








http://opencompute.org 93




Figure 78Figure 69 illustrates a four host baseboard that supports 4 x4 with a single controller add-in card that supports 1 x16, 2 x8 and 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b101 as the end point network controller is forced to bifurcate to 4 x4. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16, 2 x8 and 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.

Figure 7869: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)

Rev <u>0.60</u>








Rev 0.6

Figure 79Figure 70 illustrates a four host baseboard that supports 4 x4 with a four controller add-in card that supports 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.

Figure 7970: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)





Rev <u>0.60</u>








Figure 80Figure 71 illustrates a single host baseboard that supports 1 x16 with a dual controller add-in card that supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The four host baseboard determines that it is capable of 1x 16, but down shifts to 1 x8. The resulting link width is 1 x8 and only on endpoint 0.

Figure 8071: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)



http://opencompute.org 101





Rev <u>0.60</u>

3.7 PCIe Clocking Topology

The OCP NIC 3.0 specification allows for up to four PCle REFCLKs on the Primary Connector and up to two PCle REFCLKs on the Secondary Connector. In general, the association of each REFCLK is based on the PCle Link number on a per connector basis and is shown in Table 28Table 27. Cards that implement both the Primary and Secondary connectors have a total of up to 6 REFCLKs.

Table 282927: PCIe Clock Associations


REFCLK #	Description	Availability (Connector)
REFCLK0	REFCLK associated with Link 0.	Primary and Secondary Connectors.
REFCLK1	REFCLK associated with Link 1.	Primary and Secondary Connectors.
REFCLK2	REFCLK associated with Link 2.	Primary Connector only.
REFCLK3	REFCLK associated with Link 3.	Primary Connector only.

For each add-in card, the following REFCLK connection rules must be followed:

- For a 1 x16 capable add-in card, REFCLKO shall be used for lanes [0:15].
- For a 2 x8 capable add-in card, REFCLK0 shall be used for lanes [0:7] and REFCLK1 shall be used for lanes [8:15].
- For a 4 x4 capable add-in card, REFCLKO shall be used for lanes [0:3], REFCLK1 shall be used for lanes [4:7], REFCLK2 shall be used for lanes [8:11] and REFCLK3 shall be used for lanes [12:15]. Pins for REFCLK2 and REFCLK3 are described in Section 3.5.1 and are located on the 28-pin OCP bay.

Figure 8172: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards






Rev 0.6


Figure 8273: PCIe Interface Connections for a 4 x4 Add-in Card

http://opencompute.org





Rev <u>0.60</u>



3.8 PCIe Bifurcation Results and REFCLK Mapping

For the cases where the baseboard and add-in card bifurcation are permissible, this section enumerates all of the supported PCIe link, lane and REFCLK mappings for each supported configuration. The bifurcation decoder is shown in Section 3.6.3.

Commented [CP41]: Can we turn this table into a more readable format? Same as the following bifurcation tables

Single	Host, Single Upstr	.51	k, no bifurcation		1x16, 1x8, 1x4, 1x2, 1					ŀ													
1	1	Supported Bifurcation Modes	Add-in-Card				-																
Width	Width Name		PRSNTB13:01#	Host	Upstream Devices	Upstream Links	*incolate	Resulting Link	Lane 0	Lane 1	Lane 2 L	Lane 3	Lane 4	Lane 5 Lan	Lane 6 Lane 7	7 Lane 8		Lane 9 Lane 10 Lane 11	Lane 11		Lane 12 Lane 13	Lane 14	lane 1
e/u	Not Present	Card Not Present		1 Host	1 Upstream Socket	1 Link	00000																
30	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110	1 Host	1 Upstream Socket	1 Link	00000	1 1/8	Link 0, Lane 0	Linko, Li Lane 1 Lz	Link 0, Li Lane 2 La	Link 0, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lin Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7	0,							
22	1.04	1 x4, 1 x2, 1 x1	001110	1 Host	1 Upstream Socket	1 Unk	00090	134	Unk 0, Lane 0	Unko, U Lane 1 La	Unko, U Lane 2 La	Link 0, Lane 3											
22	1×2	1x2,1x1	051110	1 Host	1 Upstream Socket	1 Unk	00090	1×2															
22	1xd	1x1	0b1110	1 Host	1 Upstream Socket	1 Link	00090	1x1	Link 0, Lane 0														
×	1 x8 Option B	1 x8, 1 x4, 1 x2, 1 x1 2 x4, 2 x2, 2 x1	0b1101	1 Host	1 Upstream Socket	1 Link	00000	1 ×8	Link 0, Lane 0	Link 0, Li Lane 1 La	Link 0, Li Lane 2 La	Link 0, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lin Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7		t Host ed Disable	Host Host Host Host Host Host Host Host	Host d Disable	Host d Disabled	Host Disabled	Host Disabled (Host
40	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	101100	1 Host	1 Upstream Socket	1 Link	00000	138*	Link 0, Lane 0	Linko, Li Lane 1 Lz	Linko, Li Lane 2 La	Link 0, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lin Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7		t Host ed Disablec	Host Host Host Host Host Host Host Host	Host d Disabled	Host d Disabled	Host Disabled	Host Disabled [Host
	1 x8 Option D	1x8,1x4 2x4, 1x8 Option D 4x2 (First 8 lanes),4x1	001100	1 Host	1 Upstream Socket	1 Unk	00090	1×8	Unk 0, Lane 0	Unko, U Lane 1 L	Unk 0, U	Link 0, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lini Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7	0,							
	1x16 Option D	4x1	001100	1 Host	1 Upstream Socket	1 Link	00000	1)(16	Link 0, Lane 0	Link 0, Li Lane 1 Li	Link 0, Li Lane 2 La	Link 0, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lini Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 17 Lane 8	0, Link 0, 8 Lane 9	t, Link 0, 9 Lane 10		Link 0, Lane 12	UNKO, UNKO, UNKO, UNKO, UNKO Lanell Lanell Lanell Lanel	Link 0, Lane 14	Link 0 Lane 1
RSVD	RSVD	RSVD	061011	1 Host	1 Upstream Socket	1 Link	00000								H	H	L	L	L	L			
22	2.x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	061010	1 Host	1 Upstream Socket	1 Unk	00090	1×4	Link 0, Lane 0	Link 0, Li Lane 1 Li	Link 0, Li Lane 2 La	Link 0, Lane 3											
22	4 1/2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	0b1 001	1 Host	1 Upstream Socket	1 Link	00000	1×2	Link 0, Lane 0	Link 0, Lane 1													
RSVD	RSVD	RSVD for future x8 encoding	001000	1 Host	1 Upstream Socket	1 Link	00000																
24	1 x16 Option A	1x16, 1x8, 1x4, 1x2, 1x1	111000	1 Host	1 Upstream Socket	1 Unk	00000	1x16	Link 0, Lane 0	Link 0, Li Lane 1 Li	Linko, Li Lane 2 La	Link 0, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lini Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 17 Lane 8	0, Link 0, 8 Lane 9		Unk 0, Lane 11	Link 0, Lane 12	Link O, Link O, Link O, Link O, Link O, Lane 10 Lane 11 Lane 12 Lane 13 Lane 14		Link 0
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	011090	1 Host	1 Upstream Socket	1 Unk	00090	1x8*	Unk 0, Lane 0	Unko, U Lane 1 La	Link 0, Li Lane 2 La	Linko, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lin Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7		t Host ed Disable	Host Host Host Host Host Host Host Host	Host d Disable	Host d Disabled	Host Disabled	Host Disabled	Host
240	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	1 Host	1 Upstream Socket	1 Unk	00090	1×16		Linko, Li Lane 1 Li	Link 0, Li Lane 2 La		Link 0, Lin Lane 4 Lar	Link 0, Lin Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7		0, Link 0, 8 Lane 9	_	Link 0, Link 0, Lane 10 Lane 11	Link 0, Lane 12	Link 0, Lane 13	=	Link 0 Lane 1
40	1 x16, 1 x8, 1 x8, 2 x4, 2 x2, 1 x16 Option C 4 x4, 4 x2, 4 x1	2×1	000100	1 Host	1 Upstream Socket	1 Link	00000	1×16	Link 0, Lane 0	Link 0, Li Lane 1 Li	Link 0, Li Lane 2 La	Link 0, Lin Lane 3 Lar	Link 0, Lin Lane 4 Lar	Link 0, Lin Lane 5 Lan	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 27 Lane 8	0, Link 0, 8 Lane 9), Link 0, 9 Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0 Lane 1
	4 x4	4 x4, 4 x2, 4 x1	060011	1 Host	1 Upstream Socket	1 Link	00000	1x4*	Link 0, Lane 0	Linko, Li Lane 1 Li	Link 0, Li Lane 2 La	Link 0, Hu Lane 3 Disa	Host Host	Host Host	st Host	t Host	t Host ed Disable	Host Host <th< td=""><td>Host d Disable</td><td>Host d Disabled</td><td>Host Disabled</td><td>Host Disabled [</td><td>Host</td></th<>	Host d Disable	Host d Disabled	Host Disabled	Host Disabled [Host
SVD	RSVD			1 Host	1 Upstream Socket	1 Link	00090																
RSVD	RSVD	RSVD	000001	-	1 Upstream Socket	1 Unk	00000										H						
SVD	RSVD			1 Host	1 Upstream Socket	1 Link	00000																ı

Rev 0.6

Table $\underline{303129}$: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)

ingle H	ost, Single Upst	Single Host, Single Upstream Socket, One or Two Upstream Links	eam Links		1 x16, 1 x8, 1 x4, 1 x2, 1 2 x8, 2 x4, 2 x2, 2 x1																		
fin Card	Min Card Card Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#						H		_	_	L						
Width	Name		PRSNTB[3:0]#	Host	Upstream Devices	Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5 L	Lane 6 Lan	Lane 7 Lan	Lane 8 Lan	Lane 9 Lane 10	10 Lane 11	11 Lane 12	2 Lane 13	lane 14	Lane 15
n/a	Not Present	Card Not Present	001111	1 Host	1 Upstream Socket	1 or 2 Links	00000																
	1 x8 Option A	1x8, 1x4, 1x2, 1x1	061110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lan	Link 0, Lane 7							
30	1×4	1 x4, 1 x2, 1 x1	001110	1 Host	1 Upstream Socket	1 or 2 Links	00090	136	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
	1×2	1x2, 1x1	061110	1 Host	1 Upstream Socket	1 or 2 Links	00000	1x2	Link 0, Lane 0	Link 0, Lane 1													
	1xt	1x1	061110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x1	Link 0, Lane 0														
20	1 x8 Option B	1x8,1x4,1x2,1x1 2x4,2x2,2x1	101101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 0, L	Unk 0, U	Link 0, Lin	Link 0, Host Lane 7 Disable	oled Disa	Host Host sable	Host Host Host Host Host Host Host Host	Host ed Disable	Host ed Disable	Host d Disable	Host d Disable
5	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	061101	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x/8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lan	Link 0, Lin Lane 7 Lan	Link 1, Lin Lane 0 Lan	Link 1, Link 1, Lane 1 Lane 2	Link 1, Link 1, Lane 2 Lane 3	1, Link 1, 3 Lane 4	, Link 1,	Link 1, Lane 6	Link 1, Lane 7
			001100	1 Host	1 Upstream Socket	1 or 2 Links	00000	138	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	_	Link 0, Li Lane 5 Lz	Link 0, Lin Lane 6 Lan	Link 0, Lane 7							
	T ve obtion	1x16, 1x8, 1x4 2x8, 2x4,	001100	1 Host	1 Upstream Socket	1 or 2 Links	00000	1xd6	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 0, L	Link 0, Li	Link 0, Lin	Link 0, Lini Lane 7 Lan	Link 0, Lin	Link 0, Link Lane 9 Lane	Link 0, Link 0, Lane 10 Lane 11	Link 0, Link 0, Link 0, Link 0, Link 0, Lane 11 Lane 12 Lane 14 Lane 15	. Link 0, 2 Lane 13	Link 0, 3 Lane 14	Link 0, Lane 15
4C	1 x16 Option D	1x16 Option D 4x4, 4x2 (First 8 lanes), 4x1	001011	tron.	1 Horsean Cooker	1 or 2 links	00000												+				
	1	2x4,2x2,2x1	010100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x4	Link 0,	Link 0,	Link 0,	Link 0,					H	┝	H			L	L
	3	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1	001001	1 Host	1 Upstream Socket	1 or 2 Links	00000	112	Lane 0	Link 0, Lane 1													
Q/	RSVD	BSVD for future x8 encoding	001000	1 Host	1 Upstream Socket	1 or 2 Links	00000											H					
	1 x16 Option A		000111	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 0, L	Link 0, Li	Link 0, Lin Lane 6 Lan	Link 0, Lini Lane 7 Lan	Link 0, Lin	Link 0, Link 0, Lane 9 Lane 10	0, Link 0, 10 Lane 11), Link 0,	, Link 0, 2 Lane 13	Link 0, 3 Lane 14	Link 0, Lane 15
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 0, L	Link 0, U	Link 0, Lin Lane 6 Lan	Link 0, Lini Lane 7 Lan	Link 1, Lin Lane 0 Lan	Link 1, Link 1, Lane 1 Lane 2	1, Link 1, 2 Lane 3	1, Link 1, 3 Lane 4	, Unk 1,	Link 1, Lane 6	Link 1, Lane 7
9	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin	Link 0, Lini Lane 7 Lan	Link 0, Lin	Link 0, Link 0, Lane 9 Lane 10	0, Link 0,), Link 0, 11 Lane 12	, Link 0, 2 Lane 13	Link 0, 3 Lane 14	Link 0, Lane 15
40	1 x16 Option C	1x16, 1x8, 1x4 2x8, 2x4, 2x2, 2x1 1x16 Option C 4x4, 4x2, 4x1	000100	1 Host	1 Upstream Socket	1 or 2 Links	00000	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 Le	Link 0, Lin Lane 6 Lan	Link 0, Lini Lane 7 Lan	Link 0, Lin Lane 8 Lan	Link 0, Link 0, Lane 9 Lane 10	Lane 10 Lane 11), Link 0, 11 Lane 12	Link 0, 2 Lane 13	Link 0, 3 Lane 14	_
40	4 ×4	4 x4, 4 x2, 4 x1	000011	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x4*	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3 Dis	Host Isabled Dis	Host Fisabled Dis	Host Host Host Host Disabled		Link 2, Lin Lane 0 Lan	Link 2, Link 2, Lane 1 Lane 2	2, Link 2, e.2 Lane 3		Host Host Host Host Disabled Disabled	Host d Disable	Host d Disable
	RSVD		000010	1 Host	1 Upstream Socket	1 or 2 Links	00090																
	RSVD	RSVD	100000	1 Host	1 Upstream Socket	1 or 2 Links	00000			ĺ	ı						1						
RSVD	RSVD	RSVD	000000	1 Host	Tostream Socket	ovo Cro	OHOU.																



Table 313230: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links

(BIF[2:0]#=0b000)

					1 x16, 1 x8, 1 x4, 1 x2, 1																		
					2 x8, 2 x4, 2 x2, 2 x1																		
Single H	Yost, Single Upst	Single Host, Single Upstream Socket, One, Two or Four Upstream Links	Upstream Links		4 x4, 4 x2, 4 x1																		
		Supported Bifurcation Modes	Add-in-Card								L	L	L	L	L	L	Ĺ						
Min Card Width	Min Card Card Short Width Name		Encoding PRSNTB(3:0)#	Host	Upstream Devices	Upstream Links	BIF[2:0]#	Resulting Link	lane 0	Lane 1 La	Lane 2	Lane 3 Lane	Lane 4 Lane 5	S Lane 6	6 Lane 7		Lane 8 Lane 9 Lane 10 Lane 11 Lane 12 Lane 14 Lane 15	Lane 10	Lane 11	Lane 12	tane 13	Lane 14	Jane 15
n/a	Not Present	Card Not Present	0b1111	1 Host		1, 2, or 4 Links	00090	п													ı	ı	
22	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	061110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	118	Link 0, L	Link 0, Lir Lane 1 La	Link 0, Lin Lane 2 Lan	Unk 0, Unk 0, Lane 3 Lane 4	0, Unk 0,), Link 0, 5 Lane 6), Link 0, 6 Lane 7								
25	2.86	1x4, 1x2, 1x1	061110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	134	Link 0, L	Link 0, Lir Lane 1 La	Unk 0, Unk 0, Lane 2 Lane 3	Link 0, Lane 3											
20	1 1/2	1x2,1x1	061110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×2	Linko, L	Link 0, Lane 1													
20	114	1×1	061110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x1	Link 0, Lane 0														
22	1 x8 Option B	1x8, 1x4, 1x2, 1x1 2x4, 2x2, 2x1	061101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1 x8	Link 0, L	Link 0, Lir Lane 1 La	Link 0, Lin Lane 2 Lan	Link 0, Link 0, Lane 3 Lane 4	Link 0, Link 0, Lane 4 Lane 5), Link 0, 5 Lane 6		Link O, Host Host Host Host Host Host Host Host	Host	Host	Host	Host Disabled	Host Disabled D	Host isabled Di	Host
Q	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	001101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2 x8	_	_	_		0, Link 0,), Link 0, 5 Lane 6	-	Link 1,	Link 1, Lane 1	Link 1, Lane 2	Link 1, Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
		1 x8, 1 x4	001100	1 Host	1 Upstream Socket	1, 2, or 4 Links		1×8	Link 0, L	-	Н	Link 0, Link 0,	Н	-), Link 0,								
30	1 x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1					00000		Lane 0	Lane 1	Lane 2 Lar	Lane 3 Lane 4	4 Lane 5	5 Lane 6	6 Lane 7								
		1x16, 1x8, 1x4 2x8, 2x4,	001100	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	1x16	Lane 0 L	Link 0, Lir Lane 1 La	Link 0, Lin Lane 2 Lan	Link 0, Link 0, Lane 3 Lane 4	0, Linko,), Link 0, 5 Lane 6), Link 0, 6 Lane 7	Lane 8	Unk 0, Lane 9	Link 0, Lane 10	Link 0, Lane 11	Unko, Unko, Unko, Lane 10 Lane 11 Lane 12	Unk 0, Unk 0, lane 13 Lane 14	Link 0, Lane 14	Link 0, Lane 15
	_	1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1																			Ī	i	
RSVD	RSVD	RSVD	061011	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000												Ī	Ī	Ī	Ī	
30	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2 3/6	Link 0, L	Link 0, Lir Lane 1 La	Unk 0, Unk 0, Lane 2 Lane 3		Link 1, Link 1, Lane 0 Lane 1	1, Link 1,	l, Link 1, 2 Lane 3								
		4 x2 (First 8 lanes), 4 x1	001001	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	2×2	Linko, L	Link 0,		Link 1,	Unk 1, Unk 1,										
22	4 x2	11/2,11/2					nnan			T aue T	_	e e		-									
RSVD	RSVD	RSVD for future x8 encoding	0001000	1 Host	1 Upstream Socket 1, 2, or 4 Links	1, 2, or 4 Links	00000				H									Ī	Ī	Ī	
400	1 x16 Option A	1x16,1x8,1x4,1x2,1x1	060111	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×16	Linko, L	Link 0, Lir Lane 1 La	Unk 0, Unk 0, Lane 2 Lane 3	Unko, Unko, Lane 3 Lane 4	0, Unk 0,), Linko, 5 Lane 6), Link 0, 6 Lane 7	Link 0, Lane 8	Unk 0, Lane 9	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
90	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2.18	Linko, L Lane O	Link 0, Lir Lane 1 La	Link 0, Lin Lane 2 Lan	Link 0, Link 0, Lane 3 Lane 4	0, Link 0,), Link 0, 5 Lane 6), Link 0, 6 Lane 7	Link 1, Lane 0	Unk 1, Lane 1	Link 1, Lane 2	Link 1, Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
9	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×16	Link 0, L	Link 0, Lir Lane 1 La	Link 0, Lin Lane 2 Lan	Link 0, Link 0, Lane 3 Lane 4	0, Link 0,), Link 0, 5 Lane 6), Link 0, 6 Lane 7	Link 0, Lane 8	Link 0, Lane 9	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
\$		1x16,1x8,1x4 2x8,2x4,2x2,2x1	000100	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x16	Link 0, L	Link 0, Lir Lane 1 La	Link 0, Link 0, Lane 2 Lane 3	r0, Link 0, e3 Lane 4	0, Link 0,), Link 0, 5 Lane 6), Link 0, 6 Lane 7	Unk 0, Lane 8	Lane 9	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
ř	T XTD ODDIOUT T	4 36, 4 32, 4 31	000011	1 Host	1 Upstream Socket	1, 2, or 4 Links		4 34	Link 0, L	Link 0, Lir	Link 0, Lin	Link 0, Link 1,	1, Link 1,	I, Link 1,	l, Link 1,	Link 2,	Link 2,	Link 2,	Link 2,	Link 3,	Link 3,	Link 3,	Link 3,
4C	4 x4						00000		-	-	-	_	_	_	2 Lane 3		_		Lane 3	Lane	Lane 1	_	Lane 3
	RSVD	RSVD	000010	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000												Ī	Ī	Ī	Ī	
	RSVD	RSVD	00001	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090		١											Ī	Ī	i	1
		RSVD	000000	1 Host	1 Upstream Socket 1, 2, or 4 Links	1, 2, or 4 Links													Ī	Ī	Ī	i	

Rev <u>0.6</u>

Table <u>323331</u>: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)

No. Cot Cot South Supposed Bilteration Mode Cot	Single Host, Two Upstream Sockets, Two Upstream Links		1x8,1x4,1x2,1x1 2x8,2x4,2x2,2x1																		
140 Original 18,1 14,12,13 140 Original 18,1 14,12,13 150 Original 18,1 14,12,13 150 Original 18,1 13,13 150 Original 18,1 13,13 150 Original 18,1 14,13 150 Original 18,1 14,13	Add-in-Card Encoding				BIF[2:0]#																1
140 Option 14, 14, 12, 134 12, 134 12, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 134 13, 13, 134 13, 13, 134 13, 13, 134 13, 13, 134 13, 13, 134 13, 13, 134 13, 13, 134 13, 13, 134 13, 13, 134 13, 13, 13, 134 13, 13, 13, 13, 13, 13, 13, 13, 13, 13,	t	1 Host		Upstream Links	00001	vesuiting tink	rane	T T T	7 3 1 9 1	+	T que	caus	-	-	e aug		OT .	1	T T T T	raue	
14, 12, 14, 10, 14, 12, 14, 10, 10, 14, 10, 10, 14, 10, 10, 14, 10, 10, 14, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,			2 Upstream Sockets	2 Links	00001	1 x8 (Sorker 0 only)	Unk 0,	Link 0, 1	Link 0, 1	Link 0, L	Unk 0, L	Unko, U	Link 0, Lin	Unk 0,							
142 142 142 143 144	061110	1 Host	2 Upstream Sockets	2 Links	10090	1 x4 (Socket 0 only)	Link 0,	-		-	_	-									
140 110 110 110 110 110 110 110 110 110	001110	1 Host	2 Upstream Sockets	2 Links	10090	1 x2 (Socket 0 only)	Link 0, Lane 0														
140 Options 244, 24, 24, 24, 24, 24, 24, 24, 24, 24	001110	1 Host	2 Upstream Sockets	2 Links	00001	1 x1 (Socket 0 only)	Unk 0, Lane 0														
1 20 Options 10, 54, 54, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27	1101	1 Host	2 Upstream Sockets	2 Links	10090	1 x8 (Socket 0 only)	Link 0, Lane 0	Link 0, 1	Link 0, L	Link 0, L	Link 0, L	Link 0, Li Lane 5 Li	Link 0, Lin Lane 6 Lar	Link 0, Ho Lane 7 Disa	Host Hosa	Host Ho sabled Disal	Host Host sabled Disable	Link 0, Host Host Host Host Host Host Host Host	t Host	Host ed Disable	Host d Disable
140 Option D 146, 1546 140 Option D 1546, 1546 140 Option D 1546, 1546 141 O	11 001101	1 Host	2 Upstream Sockets	2 Links	00001	2 x8	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, L	Link 0, L	Link 0, L	Link 0, Li Lane 5 Li	Link 0, Lin Lane 6 Lar	Link 0, Lin Lane 7 Lan	Link 1, Lin Lane 0 Lar	Link 1, Lini Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	Link 1, Link 1, Lane 3 Lane 4	1, Link 1, 4 Lane 5	l, Link 1, 5 Lane 6	Link 1, Lane 7
140 Option D 24 Option D	11 001100	1 Host	2 Upstream Sockets	2 Links		1x8	Unk 0,	-			-		-	Link 0,							
2.46.2.96.00 2.46.					10000	(Socket 0 only)	Dane 0	Lane 1	Lane 2	Lane 3 L	Lane 4	lane 5	Lane 6 Lar	Lane 7							
SSYO SSYO	061100	1 Host	2 Upstream Sockets	2 Links	00001	2 x8	Link 0, Lane 0	Link 0, 1	Link 0, L	Link 0, L	Link 0, L	Link 0, Li Lane 5 Li	Link 0, Lin Lane 6 Lar	Link 0, Lin Lane 7 Lan	Link 1, Lin Lane 0 Lar	Link 1, Lini Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	Link 1, Link 1, Lane 3 Lane 4	1, Link 1, 4 Lane 5	t, Link 1, 5 Lane 6	Link 1,
2.64 2.64, 2	11 11	1 Host	2 Upstream Sockets	2 Links	00001																
40.2 74			2 Upstream Sockets	2 Links	00001	1 x4 (Socket 0 only)	Unk 0, Lane 0	Link 0, 1 Lane 1	Unk 0, 1 Lane 2	Link 0, Lane 3											
0 5900 8000 614 the second 1345 134, 14, 12, 14, 14, 14, 15, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14	061001	1 Host	2 Upstream Sockets	2 Links	00001	1x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1													
1415 Option A 144, 144, 144, 142, 144 246 Option A 24, 24, 2, 24 246 Option A 24, 24, 2, 24 1415 Option B 24, 24, 2, 24 1415 Option B 24, 24, 24, 24, 24, 24 1415 Option B 24, 24, 24, 24, 24, 24, 24, 24, 24 1415 Option B 24, 24, 24, 24, 24, 24, 24, 24, 24, 24,	001000	1 Host	2 Upstream Sockets	2 Links	00001																
246,246,240,23.24 246.000000000000000000000000000000000000	11 000111	1 Host	2 Upstream Sockets	2 Links	00001	1 x8 (Socket 0 only)	Unk 0, Lane 0	Link 0, 1	Link 0, L	Link 0, L	Link 0, L	Link 0, Li Lane 5 Li	Link 0, Lin Lane 6 Lar	Unk 0, Lane 7							
11416 Option 0 2-48, 344, 24, 24, 24, 24, 24, 24, 24, 24, 24,	000110	1 Host	2 Upstream Sockets	2 Links	10000	2 x8	Link 0, Lane 0	Link 0, I	Link 0, L	Link 0, L	Link 0, L	Link 0, Li Lane 5 Li	Link 0, Lin Lane 6 Lar	Link 0, Lin	Link 1, Lin Lane 0 Lar	Link 1, Lini Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	:1, Link1, e3 Lane4	1, Link 1, 4 Lane 5	l, Link 1, 5 Lane 6	Link 1,
1161.08.1 Not 28.5 Not. 20.2 XXI 1165 Option C. 6.N6.4 5.0.2 XXI 4.N6.4 5.0.2 XXI 4.N6.4 5.0.2 XXI 4.N6.4 5.0.2 XXI 8.ND RSVD RSVD	11 000101	1 Host	2 Upstream Sockets	2 Links	10090	2 x8	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, L	Link 0, L Lane 3 L	Link 0, L	Link 0, Li Lane 5 Li	Link 0, Lin Lane 6 Lar	Link 0, Lin	Link 1, Lin Lane 0 Lar	Link 1, Lini Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	Link 1, Link 1, Lane 3 Lane 4	1, Link 1, 4 Lane 5	l, Link 1, 5 Lane 6	Link 1, Lane 7
4 x4 4 x2, 4 x1	000100 11	1 Host	2 Upstream Sockets	2 Links	10000	2 x8	Link 0, Lane 0	Link 0, 1	Link 0, L	Link 0, L	Link 0, L	Link 0, Li Lane 5 Li	Link 0, Lin Lane 6 Lar	Link 0, Lin Lane 7 Lan	Link 1, Lin Lane 0 Lar	Link 1, Lini Lane 1 Lan	Link 1, Link Lane 2 Lane	Link 1, Link 1, Lane 3 Lane 4	1, Link 1, 4 Lane 5	l, Link 1, 5 Lane 6	Link 1,
D RSVD RSVD	000011 11	1 Host	2 Upstream Sockets	2 Links	10090	2 x4 (EP 0 and 2 only)	Link 0, Lane 0	Link 0, 1	Link 0, L	Link 0, Lane 3				Lir	Link 2, Lin	Link 2, Lini Lane 1 Lan	Link 2, Link 2, Lane 2 Lane 3	: 2,			
RSVD RSVD			2 Upstream Sockets	2 Links	00001																
			2 Upstream Sockets	2 Links	00001																
RSVD RSVD RSVD 0b0000	000000 11	1 Host	2 Upstream Sockets	2 Unks	10000																



Table 333432: Bifurcation for Single Host, Four Sockets and Four Upstream Links (BIF[2:0]#=0b010)

Market Colored Mark	Single Ho.	t, Four Upstrea	Single Host, Four Upstream Sockets, Four Upstream Links	9		4 x4, 4 x2, 4x1																		
	Min Card (ard Short	Supported Bifurcation Modes	Add-in-Card Encoding				81512301#		Г				H	_	H	H	L	L				L	
March Marc	Width	lame		PRSNTB[3:0]#	Host		Upstream Links		Resulting Link	_	Lane 1		Lane 3	Lane 4 Lane 5		Lane 6	Lane 7 Lan	e 8 Lank	6 a	10 Lane	11 Lane	12 Lane	3 Lane 1	Lane 8 Lane 9 Lane 10 Lane 11 Lane 12 Lane 13 Lane 14 Lane 15
14 14 14 14 14 14 14 14				001111		4 Upstream Sockets	4 Links	000010																
14, 14, 14, 14, 14, 14, 14, 14, 14, 14,		1 x8 Option A		061110	1 Host	4 Upstream Sockets	4 Links	01000	1 x4 (Socket 0 only)				Link 0, Lane 3											
14, 14, 14, 14, 14, 14, 14, 14, 14, 14,	20			061110	1 Host	4 Upstream Sockets	4 Links	00000	1 x4 (Socket 0 only)				Link 0, Lane 3											
14 14 14 15 15 15 15 15	20			001110	1 Host	4 Upstream Sockets	4 Links	000010	1 x2 (Socket 0 only)		Link 0, Lane 1													
	20	1xd		001110	1 Host	4 Upstream Sockets	4 Links	01090	1x1 (Socket 0 only)	Unk0, Lane 0														
14 14 14 14 14 14 14 14			110	001101	1 Host	4 Upstream Sockets	4 Links	01090	2 x4	_	_		Link 0, Lii Lane 3 La	Link 1, Lir Lane 0 Lar	Unk1, Un Lane 1 Lar	Link 1, Lin Lane 2 Lan	Unk 1, Host Lane 3 Disable	st Host	st Host	st Host	st Host	t Host	Host ed Disable	Link 1, Link 1, Link 1, Link 1, Host Host Host Host Host Host Host Host
			2 xd	001101	1 Host	4 Upstream Sockets	4 Links	01090	4 x4	-	_	_	Link 0, Lii Lane 3 La	Lane 0 Lar	Link 1, Un Lane 1 Lar	Link 1, Lin Lane 2 Lan	Unk 1, Unk Lane 3 Lan	Link 2, Link 2, Lane 0 Lane 1	12, Unk 2, e1 Lane 2	2, Unk 2,	2, Link 3,	3, Unk 3,	I, Link 3,	Link3,
1				001100	1 Host	4 Upstream Sockets	4 Links	01000	2 x4			_	Lane 3 La	Lane 0 Lar	Unk1, Un	Link 1, Lin	Link 1, Lane 3							
		1 x8 Option D	4 x2 (First 8 lanes), 4 x1								=			_	_	_				_	_	_	_	
		x16 Option D		001100	1 Host	4 Upstream Sockets	4 Links	000010	5× 5	_			Link 0, Lin Lane 3 La	Link 1, Lir Lane 0 Lat	Link 1, Lin Lane 1 Lar	Link 1, Lin Lane 2 Lan	Link 1, Link Lane 3 Lan	Link 2, Link 2, Lane 0 Lane 1	Link 2, Link 2, Lane 1 Lane 2	2, Link 2, e.z. Lane 3	2, Link3, e.S. Lane 0	3, Link 3, 0 Lane 1), Link 3, 1 Lane 2	Link 3, Lane 3
1		Ī		061011		4 Upstream Sockets	4 Links	00010				H								H		H		
	9			001010		4 Upstream Sockets	4 Links	01090	2 x4			-	Link 0, Lin	Link 1, Lir Lane 0 Lar	Link 1, Lin	Link 1, Lin Lane 2 Lan	Link 1, Lane 3							
Study Color Colo	2			001001	1 Host	4 Upstream Sockets	4 Unks	000010	2 x 2	_	Unk 0, Lane 1		3 3	Lane 0 Lat	Link 1, Lane 1									
1456 145				0001000	1 Host	4 Upstream Sockets	4 Links	00010				H									H	L	L	
24 24 24 24 24 24 24 24		x16 Option A		060111	1 Host	4 Upstream Sockets	4 Links	01090	1 x4 (Socket 0 only)		_		Link 0, Lane 3											
145, 145, 145, 145, 145, 145, 145, 145,		⋖		000110	1 Host	4 Upstream Sockets	4 Links	01090	2 x4 (5ocket 0 & 2 only)		_		Link 0, Lane 3				Lin	Link 2, Link 2, Lane 0 Lane 1	r2, Link2, e1 Lane2	.2, Link 2, n 2 Lane 3	2,			
1145 M 144 144 144 100000 11600 4 (ppresm Socies 4 Linis 600) 4 44 44 45 4 1 4 1 4 1 4 1 4 1 4 1 4 1		x16 Option B	, 1xd	000101	1 Host	4 Upstream Sockets	4 Links	01090	2 x4 (Socket 0 & 2 only)		-	-	Link 0, Lane 3				Lan	Link 2, Link 2, Lane 0 Lane 1	r2, Link2, e1 Lane2	2, Link 2, 22	2,			
444.442.43 000811 11001 410000000000 4 LUIS 0,000 4 A M LUIS UND		x16 Option C	214	0001000	1 Host	4 Upstream Sockets	4 Links	000010	4 x 4		_	_	Link 0, Lin Lane 3 La	Link 1, Lir Lane 0 Lan	Link 1, Lin Lane 1 Lar	Link 1, Lin Lane 2 Lan	Link 1, Link Lane 3 Lan	Link 2, Link 2, Lane 0 Lane 1	r2, Link2, e1 Lane2	2, Link 2, 2 Lane 3	2, Link 3, s 3 Lane 0	3, Link 3, 0 Lane 1	s, Link 3, 1 Lane 2	Link 3, Lane 3
	40			000011	1 Host	4 Upstream Sockets	4 Links	01090	4×4	_	_	_	Link 0, Li Lane 3 La	Lane 0 Lar	Lane 1 Lar	Unk 1, Un Lane 2 Lan	Unk 1, Unk Lane 3 Lan	Unk 2, Unk 2, Lane 0 Lane 1	r2, Link2, e1 Lane2	:2, Unk 2,	2, Link3,	3, Unk3,	f, Unk 3, 1 Lane 2	Link 3, Lane 3
RSVD RSVD 0b0001 1 Host 4 Upstream Sockets 4 Links 0b010 RSVD RSVD 0b0000 1 Host 4 Upstream Sockets 4 Links 0b010	SSVD	ı			1 Host	4 Upstream Sockets	4 Links	00010																
RSVD RSVD 000000 1 Host 4 Dostream Sockets 4 Links 00010	RSVD	ı			1 Host	4 Upstream Sockets	4 Links	00000																
	RSVD				1 Host	4 Upstream Sockets	4 Links	00000																

Rev <u>0.60</u>

Table 343533: Bifurcation for Single Host, Four Sockets and Four Upstream Links – First 8 PCIe Lanes (BIF[2:0]#=0b011)

Single Hy	ost, Four Upstre	single Host, Four Upstream Sockets, Four Upstream Links - First 8 Ianes	aks - First 8 lanes		4 x2, 4x1				-	-				-						ŀ	Ì	
Min Card Card Si	Min Card Card Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#	-				-	-	-								
mp.m	acent	Card Not Bracant	PRSM10(3:0)#	1 Hoet	4 Unstream Societe	4 Links	06011	Nesuting Ulik		T aug	7 200	Cal		College		rance	T alle	T aug	77	CE MINI	1	Calle 1
ш	г	200 200 200 200	01110	- Hors		Alinke		9.	Odeil	O April				ŀ	-	ļ				t	İ	
30	1 x8 Option A	130, 139, 132, 131	OTTO	1 11031	4 Opstream sockets	4 UNKS	00011	(Socket 0 only)	_	Lane 1												
22	1 x4	1x4, 1x2, 1x1	001110	1 Host	4 Upstream Sockets	4 Links	00011	1x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1												
×	1×2	1x2,1x1	001110	1 Host	4 Upstream Sockets	4 Links	00011	1x2 (Socket 0 only)	Link 0,	Link 0, Lane 1												
20	1xd	1x1	051110	1 Host	4 Upstream Sockets	4 Links	00011	1x1 (Socket 0 only)	Lane 0													
22	1 x8 Option B	1x8, 1x4, 1x2, 1x1 2x4, 2x2, 2x1	0b1101	1 Host	4 Upstream Sockets	4 Links	00011	2 x2 (Socket 0 & 2 only)	Lane 0	Link 0, Lane 1		Link 1, Lane 0	Link 1, Link 1, Lane 0 Lane 1	2 11							Г	
40	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	001101	1 Host	4 Upstream Sockets	4 Links	00011	2 x2 (Socket 0 & 2 only)	Lane 0	Link 0, Lane 1		Link 1,	Link 1, Link 1, Lane 0 Lane 1	2 -								
		1 x8, 1 x4	001100	1 Host	4 Upstream Sockets	4 Links		4 x 2	Link 0,	Linko, Li	Link 1, Lin	Unk 1, Unk 2,	.2, Link 2,	2, Unk 3,	Link 3,							
20	1 x8 Option D	2 x4, 1 x8 Option D 4 x2 (First 8 lanes), 4 x1					00011		Lane 0	Lane 1 La	Lane 0 Lan	Lane 1 Lane 0	10 Lane 1	1 Lane 0	Dane 1							
		1x16,1x8,1x4	001100	1 Host	4 Upstream Sockets	4 Links		4×2	_	Link 0, Li	Link 1, Lin	Link 1, Link 2,	⊢	2, Link 3,	⊢							
94	1 x16 Option D	2 x8, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1					00011		Lane 0	Lane 1	Lane 0 Lan	Lane 1 Lane 0	e 0 Lane 1	1 Lane 0	1 Pane 1							
٥	RSVD	RSVD	001011	1 Host	4 Upstream Sockets	4 Links	06011															
		2 x4, 2 x2, 2 x1	001010	1 Host	4 Upstream Sockets	4 Links	00011	-		Link 0,		Link 1,	-	,,								
22	2 x4	1 x4, 1 x2, 1 x1					+	conly)	_	Lane 1		-	e 0 Lane 1									
×	4.0	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2 1 x1	051001	1 Host	4 Upstream Sockets	4 Links	00011	4 x 2	Link 0, Lane 0	Link 0, Li	Link 1, Lin Lane 0 Lan	Unk 1, Unk Lane 1 Lane	Link 2, Link 2, Lane 0 Lane 1	2, Unk 3,	Unk 3,							
RSVD	Г	RSVD for future x8 encoding	001000	1 Host	4 Upstream Sockets	4 Links	06011							L		L				t	İ	
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	060111	1 Host		4 Links	00011	1x2 (Socket 0 only)	Link 0, I	Link 0, Lane 1												
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	4 Upstream Sockets	4 Links	00011	2 x2 (Socket 0 & 2 only)	Link 0, I	Link 0, Lane 1		Link 1, Lane 0	1, Link1, 10 Lane1	2 =							Ī	
40	1 x16 Option B	1x16,1x8,1x4,1x2,1x1 2x8,2x4,2x2,2x1	000101	1 Host	4 Upstream Sockets	4 Links	00011	1x2 (Socket 0 only)	Link 0, I	Link 0, Lane 1											Ī	
ş	1 of Chaine	1x16,1x8,1x4 2x8,2x4,2x2,2x1	000100	1 Host	4 Upstream Sockets	4 Links	00011	2 x2 (Socket 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1		Link 1, Lane 0	1, Link 1, 20 Lane 1	2 11								
	2000	4 x6, 4 x2, 4 x1	000011	1 Host	4 Upstream Sockets	4 Links	-	4 x2	Link 0.	Link 0.		Link 1.	1. Link1.		ļ	L				l	İ	
	***							(Aluo	_	Lane 1		Lane 0	-	-								
RSVD		RSVD	000010	1 Host	1 Host 4 Upstream Sockets	4 Links	00011															
		RSVD	000001	1 Host	4 Upstream Sockets	4 Links	06011															
RSVD	RSVD	RSVD	000000	1 Host	1 Host 4 Upstream Sockets	4 Links	00011													Ī		

http://opencompute.org

 $Table \ \underline{353634} : Bifurcation \ for \ Dual \ Host, \ Dual \ Sockets \ and \ Dual \ Upstream \ Links \ (BIF[2:0]\#=0b101)$

																								г
Dual	3st. Two Upstre	Dual Host, Two Upstream Sockets, Two Upstream Links			2x8.2x4.2x2.2x1																			
1		Supported Bifurcation Modes	Add-in-Card									F	H		H	H	H	L	H	L	H	L	L	
Width	Width Name		PRSNTB[3:0]#	Host	Upstream Devices	Upstream Links	*[cz]ag	Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lame 5	Lane 6	Lane 7 Lar	Lane 8 Lan	Lane 9 Lane	Lane 10 Lane 11	11 Lane	Lane 12 Lane 13 Lane 14	13 Lane	4 Lane 15	_
n/a	Not Present	Card Not Present	001111	2 Host	2 Host 2 Upstream Sockets	2 Links	00101				-													
30	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110	2 Host	2 Upstream Sockets	2 Links	00101	1 x8 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Linko, I Lane 3	Link 0, L	Linko, L	Linko, Lin Lane 6 La	Link 0, Lane 7								
30	3.84	1x4,1x2,1x1	001110	2 Host	2 Upstream Sockets	2 Links	00101	1 x4 (Host 0 only)	Lane 0	Link 0,	Link 0,	Link 0, Lane 3												
30	11/2	1x2,1x1	001110	2 Host	2 Upstream Sockets	2 Links	06101	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1														
30	1x1	1×1	001110	2 Host	2 Upstream Sockets	2 Links	00101	1 x1 (Host 0 only)	Link 0, Lane 0															
20	1 x8 Option E	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	001101	2 Host	2 Upstream Sockets	2 Links	10100	1 x8 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3	Link 0, 1 Lane 4	Link 0, L	Link 0, Lin Lane 6 La	Link 0, Hc Lane 7 Disa	Link 0, Most Host Host Host Host Host Host Host H	st Host	st Host	st Host	st Host	t Host ed Disable	Host ed Disable	70
4C	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 8 4 x4, 4 x2, 4 x1	061101	2 Host	2 Upstream Sockets	2 Links	10100	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3	Link 0, L	Link 0, L	Link 0, Lin Lane 6 La	Link 0, Lin Lane 7 Lar	Link 1, Link 1, Lane 0 Lane 1	1, Link1,	1, Link 1,	1, Link 1, 8 3 Lane 4	1, Link 1, 24 Lane 5	1, Link 1, 5 Lane 6	i, Link 1, 6 Lane 7	
		1x8,1x4	001100	2 Host	2 Upstream Sockets	2 Links	101	1x8	Link 0,	Link 0,	-	-		-	-	Link 0,								
20	1 x8 Option E	1 x8 Option D 4 x2 (First 8 lanes), 4 x1					10100	(Host Donly)	Cane O	Lane 1	Lane 2	Lane 3	Lane 4	n saues	lanee	Lane 7	_		_		_			
40	1 x16 Option	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	001100	2 Host	2 Upstream Sockets	2 Links	0b101	2 x8	Unk 0, Lane 0	Link 0, Lane 1	Unk 0, Lane 2	Link 0, 1 Lane 3 L	Lane 4 L	Link 0, L	Linko, Lir Lane 6 La	Link 0, Lin Lane 7 Lar	Link 1, Link 1, Lane 0 Lane 1		Link 1, Link 1, Lane 2 Lane 3		Link 1, Link 1, Lane 4 Lane 5	1, Link 1, 5 Lane 6	i, Link 1, 6 Lane 7	
RSVD	RSVD		061011	2 Host	2 Upstream Sockets	2 Links	00101				l													
×	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	01010	2 Host		2 Links	10190	1x4 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3												
30	4×2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	0b1001	2 Host	2 Upstream Sockets	2 Links	00101	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1														
RSVD	RSVD RSVD	RSVD for future x8 encoding	001000	2 Host	2 Host 2 Upstream Sockets	2 Links	00101																	
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	000111	2 Host	2 Upstream Sockets	2 Links	00101	1 x8 (Host 0 only)	Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3	Link 0, L	Link 0, L	Unko, Ur Lane 6 La	Link 0, Lane 7								
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	2 Host	2 Upstream Sockets	2 Links	06101	2 x8	Unk 0, Lane 0	Unk 0, Lane 1	Link 0,	Link 0, 1 Lane 3	Link 0, L	Linko, L	Unk0, Ur Lane 6 La	Link 0, Lin	Link 1, Link Lane 0 Lane	Unk 1, Unk 1, Lane 1 Lane 2	1, Unk 1,		Unk 1, Unk 1, Lane 4 Lane 5	1, Link 1, 5 Lane 6	i, Unk 1, 6 Lane 7	
40	1 x16 Option	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 B 2 x8, 2 x4, 2 x2, 2 x1	101000	2 Host	2 Upstream Sockets	2 Unks	06101	2 x8	Unk 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Linko, I Lane 3	Linko, L	Link 0, L	Linko, Lir Lane 6 La	Unk 0, Un Lane 7 Lar	Unk1, Unk	Unk 1, Unk 1, Lane 1 Lane 2	1, Unk 1,	1, Unk1, 83 Lane 4	1, Link1,	1, Uink 1, 5 Lane 6	i, Unk1, 6 Lane7	
40	1 x16 Option	1x16, 1x8, 1x4 2x8, 2x4, 2x2, 2x1 C 4x4, 4x2, 4x1	000100	2 Host	2 Upstream Sockets	2 Links	00101	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3	Link 0, L	Link 0, L	Linků, Lir Lane 6 La	Link 0, Lin Lane 7 Lar	Unk1, Unk1, Lane 0 Lane 1		Link 1, Link 1, Lane 2 Lane 3	1, Unk 1, 23 Lane 4	1, Link1, 24 Lane 5	1, Link 1, 5 Lane 6	i, Link 1, 6 Lane 7	
			110000	2 Host	2 Upstream Sockets	2 Links	06101	2 x4	Link 0,	Link 0,	-	Link 0,				5	Unk1, Unk1,	1, Unk1,	1, Unk 1,	17				
40	4 34						70700	(EP 0 and 2 only)	Lane 0	Lane 1	Lane 2	Lane 3				Lar	Lane 0 Lane 1	1 Lane 2	t 2 Lane 3	00	+	1		_
RSVD			000010	2 Host	2 Upstream Sockets	2 Unks	00101			Ì	1	1	1	+		+	+	+	+	+	+	+	1	-
RSVD	RSVD	RSVD	000001	2 Host	2 Upstream Sockets	2 Links	06101			İ						+	$\frac{1}{2}$	+	+	+	+	-	-	-
RSVD	RSVD		000000	2 Host	2 Upstream Sockets	2 Links	00101																	

Rev <u>0.60</u>

Table 363735: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)

Quad Hc	st, Four Upstrea	Quad Host, Four Upstream Sockets, Four Upstream Links	S,		4 x4, 4 x2, 4 x1															İ	l	l	
Min Care Width	Min Card Card Short Width Name	Supported Bifurcation Modes	Add-in-Card Encoding PRSNTB13-01#	Host	Uostream Devices	Unstream Links	BIF[2:0]#	Resulting Link	Lane 0	Lane 1 Lane 2		Lane 3	Lane 4 Lane 5	S Lane 6	6 Lane 7	Lane 8	lane 9		Lane 11	Lane 12	Lane 10 Lane 11 Lane 12 Lane 14		lane 15
e/u	Not Present	Card Not Present	061111	4 Host	4 Upstream Sockets	4 Links	001100				-												
20	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	061110	4 Host	4 Upstream Sockets	4 Links	00110	1 x4 (Host 0 only)	Link 0, Lane 0	Lane 1 L	Link 0, Lir Lane 2 Lai	Link 0, Lane 3											
30	1 x4	1x4, 1x2, 1x1	061110	4 Host	4 Upstream Sockets	4 Links	06110	1 x4 (Host 0 only)	Link 0, Lane 0	-	_	Link 0, Lane 3											
30	1×2	1x2,1x4	061110	4 Host	4 Upstream Sockets	4 Links	06110	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1x1	1x1	061110	4 Host	4 Upstream Sockets	4 Links	06110	1 x1 (Host 0 only)	Link 0, Lane 0														
20	1 x8 Option B	1x8, 1x4, 1x2, 1x1 2x6, 2x2, 2x1	061101	4 Host	4 Upstream Sockets	4 Links	06110	2 x4	Link 0,	Link 0, L	Link 0, Lin	Link 0, Lin	Link 1, Link 1, Lane 0 Lane 1	1, Link1,	l, Link 1,	Host	Host Host Host Host Host Host Host Host	Host	Host	Host Disabled E	Host sabled Di	Host F	Host
4C	2 x8 Option B		051101	4 Host	4 Upstream Sockets	4 Links	06110	4 x4	Link 0, Lane 0	-	-			-			Link 2, Lane 1	Link 2, Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, L	Link 3, Li	Link 3, Lane 3
			001100	4 Host	4 Upstream Sockets	4 Links		2 x4	Link 0,	н	-	-	₩	-	-	н	-				+	+	
30	1 x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1					06110		Lane 0	Lane 1		Lane 3 Lan											
		1x16, 1x8, 1x4 2x8, 2x4,	001100	4 Host	4 Upstream Sockets	4 Links	06110	4 x4	Link 0, Lane 0	Link 0, L	Link 0, Lir Lane 2 Lar	Link 0, Lin	Link 1, Link 1, Lane 0 Lane 1	1, Link 1,	1, Link 1, 2 Lane 3	Link 2, Lane 0	Link 2, Lane 1	Link 2, Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, L	Link 3, Li Lane 2 La	Link 3, Lane 3
4C	1 x16 Option D	1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1												_	_					_			
	RSVD	RSVD	001011	4 Host	4 Upstream Sockets	4 Links	001100												Ī	Ī			
30	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	4 Host	4 Upstream Sockets	4 Links	001100	2 x4	Link 0, Lane 0	Link 0, L	Link 0, Lir Lane 2 Lar	Link 0, Lini Lane 3 Lan	Link 1, Link 1, Lane 0 Lane 1	1, Link 1,	1, Link 1, 2 Lane 3								
		4 x2 (First 8 lanes), 4 x1	001001	4 Host	4 Upstream Sockets	4 Links	04110	2 x 2	Link 0,	Link 0,		Lin	Link 1, Link 1,	ef 2									
2C	4×2	112,114					2		2010	1 1 1 1 1 1 1		3	_	:	_								
RSVD	RSVD	RSVD for future x8 encoding	0001000	4 Host	4 Upstream Sockets	4 Links	001100												Ī			H	
40	1 x16 Option A	1x16, 1x8, 1x4, 1x2, 1x1	060111	4 Host	4 Upstream Sockets	4 Links	06110	1 x4 (Host 0 only)	Link 0, Lane 0	Link 0, L	Link 0, Lir Lane 2 La	Link 0, Lane 3											
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	4 Host	4 Upstream Sockets	4 Links	06110	2 x4 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, L	Link 0, Lir Lane 2 La	Link 0, Lane 3				Link 2, Lane 0	Link 2, Lane 1	Link 2, Lane 2	Link 2, Lane 3				
40	1 x16 Option B	1x16, 1x8, 1x4, 1x2, 1x1 2x8, 2x4, 2x2, 2x1	000101	4 Host	4 Upstream Sockets	4 Links	06110	2 x4 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, L	Link 0, Lir Lane 2 Lar	Link 0, Lane 3				Link 2, Lane 0	Link 2, Lane 1	Link 2, Lane 2	Link 2, Lane 3				
		1x16, 1x8, 1x4 2x8 2x6 2x2 2x1	0001000	4 Host	4 Upstream Sockets	4 Links	00110	4 x4	Link 0,	Link 0, L	Link 0, Lin	Link 0, Lin	Link 1, Link 1,	1, Link 1,	l, Link1,	Link 2,	Link 2,	Link 2,	Link 2,	Link 3,	Link 3, L	Link 3, Li	Link 3,
4C	1 x16 Option C	1 x16 Option C 4 x4, 4 x2, 4 x1								=	_	_	-		_	_	_				_	_	
40	4 x4	4 x4, 4 x2, 4 x1	000011	4 Host	4 Upstream Sockets	4 Links	001110	4 x4	Link 0, Lane 0	Link 0, L	Link 0, Lir Lane 2 La	Link 0, Lin	Link 1, Link 1, Lane 0 Lane 1	1, Link 1,	1, Link1, 2 Lane 3	Link 2, Lane 0	Link 2, Lane 1	Link 2, Lane 2	Link 2, Lane 3	Link 3,	Link 3, L	Link 3, Li	Link 3, Lane 3
		RSVD	000010	4 Host	4 Upstream Sockets	4 Links	001100													Ī		H	
RSVD	RSVD	RSVD	000001	4 Host	4 Host 4 Upstream Sockets		00110												Ī	Ī			
		RSVD	000000	4 Host	4 Upstream Sockets	4 Links	00110																



Table 373836: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links – First 8 lanes (BIF[2:0]#=0b111)

Quad Hc	ost, Four Upstrea		s, First 8 PCIe lanes		4x2,4x1																		
1	1	Supported Bifurcation Modes	Add-in-Card				and the same				L	L	L	L									
Width	Width Name		PRSNTB[3:0]#	Host	Upstream Devices	Upstream Links	e[c:o]e	Resulting Link	Lane 0 Lane 1		Lane 2	e3 Lan	Lane 3 Lane 4 Lane 5 Lane 6	S	6 Lane 7		Lane 9	Lane 10	Lane 11	Lane 12	Lane 13	Lane 8 Lane 9 Lane 10 Lane 11 Lane 12 Lane 13 Lane 14 Lane 15	ne 15
n/a	Not Present	Card Not Present		4 Host	4 Upstream Sockets	4 x2 Links	06111																
30	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110	4 Host	4 Upstream Sockets	4 x2 Links	00111	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1×4	1 x6, 1 x2, 1 x1	0071110	4 Host	4 Upstream Sockets	4 x2 Links	00111	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1×2	1×2,1×1	0071110	4 Host	4 Upstream Sockets	4 x2 Links	06111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1x1	1x1	0071110	4 Host	4 Upstream Sockets	4x2 Links	06111	1x1 (Host 0 only)	Link 0, Lane 0														
30	1 x8 Option B 2 x4, 2 x2, 2 x1	1 x8, 1 x4, 1 x2, 1 x1 2 x4, 2 x2, 2 x1	101101	4 Host	4 Upstream Sockets	4x2 Links	06111	2 x2 (Host 0 & 2 only)	Link 0,	Link 0, H Lane 1 Disi	Host Hose	Host Link	Host Host Link 2, Link 2, Host Host Host Host Host Host Host Host	2, Host	t Host ed Disable	Host ed Disabled	Host d Disabled	Host	Host Disabled	Host	Host Disabled D	Host isabled Dis	Host
26	2 x8, 2 x4, 2 x2, 2 x8 Option B 4 x4, 4 x2, 4 x1	2 xd	101101	4 Host	4 Upstream Sockets	4x2 Links	06111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Host Host Link 2, Lane 1 Disabled Disabled Lane 0	Host Host	Host Link 2, Disabled Lane 0		2, Host	t Host ed Disable	Link 2, Host Host Host Host Host Host Host Host	Host d Disabled	Host	Host Disabled	Host	Host Disabled D	Host Disabled Dis	Host
		1x8,1x4	001100	4 Host	4 Upstream Sockets	4 x2 Links	000000	4×2	Link 0,	Linko, Li	Unk 1, Un	Unk 1, Unk 2,	Link 2, Link 2,	2, Link 3,	3, Link 3,								
30	1 x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1					11100		_		_		_	_	_								
		1 x16, 1 x8, 1 x4 2 x8, 2 x4,	0b1100	4 Host	4 Upstream Sockets	4 x2 Links	06111	432	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 1, Lin Lane 0 Lan	Link 1, Link Lane 1 Lane	Link 2, Link 2, Lane 0 Lane 1	2, Link 3,	3, Link 3, 0 Lane 1								
RCVD		A X (FIRST & I A X (FIRST & I A N X X X X X X X X X X X X X X X X X X		4 Host	4 Unstream Sockets	4x2 links	0b111															H	
	2 x4	2,2x1	001010		4 Upstream Sockets	4 x2 Links	00111	2 x2 (Host 0 & 1 only)	Link 0,	Linko, Lin	Link 1, Lin	Unk 1, Lane 1											
2	2.4	nes), 4 x1	001001	4 Host	4 Upstream Sockets	4 x2 Links	06111	4×2			Unk 1, Un Lane 0 Lan	Unk 1, Unk Lane 1 Lane	Link 2, Link 2, Lane 0 Lane 1	2, Link 3,	3, Link 3, 0 Lane 1								
RSVD	RSVI	uture x8 encoding	0001000	4 Host	4 Upstream Sockets	4 x2 Links	06111				H						L	L			İ	t	l
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	111090		4 Upstream Sockets	4 x2 Links	06111	1x2 (Host Donly)	Unk 0,	Link 0, Lane 1													
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	01000	4 Host	4 Upstream Sockets	4x2 Links	06111	1x2 (Host 0 only)	Link 0, 1	Link 0, Lane 1													
40	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	101000	4 Host	4 Upstream Sockets	4 x2 Links	06111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
4C	1 x16 Option C	1x16, 1x8, 1x4 2x8, 2x4, 2x2, 2x1 C 4x4 4x2 4x1	001040	4 Host	4 Upstream Sockets	4 x2 Links	0b111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1		Lin	Link 2, Link 2, Lane 0 Lane 1	1 2,									
40	24.45	4 x4, 4 x2, 4 x1	110000	4 Host	4 Upstream Sockets	4 x2 Links	00111	2 x2 (Host 0 & 2 only)	Link 0,	Link 0, Lane 1		Link	Link 2, Link 2, Lane 0 Lane 1	2,									
RSVD				4 Host	4 Host 4 Upstream Sockets	4 x2 Links	0b111		-		H							L			İ	H	
RSVD RSVD			000001	4 Host	4 Host 4 Upstream Sockets 4 x2 Links	н	05111																
RSVD			ı	4 Host	4 Upstream Sockets	н	00111		ĺ												ı		

Rev <u>0.60</u>

3.9 Power Capacity and Power Delivery

There are four permissible power states: NIC Power Off, ID Mode, Aux Power Mode (S5), and Main Power Mode (S0). The transition of these states is shown in Figure 83Figure 74. The max available power envelopes for each of these states are defined in Table 38Table 37.

Figure 8374: Baseboard Power States AC Power On PWRDIS = 1 PERST# = 0 PWRDIS = 0 PERST# = 1 PWRDIS = 0 PERST# = 0 NIC Power Off ID Mode Main (S0) Aux (S5) +3.3V +3.3V Off On EDGE On, but can On, but car +12V_ EDGE EDGE to aux Enabled System Power-down PWRDIS = 0 PERST# = 0 PWRDIS = 1 PERST# = 0 AC Power Off PWRDIS = x PWR_DIS = 1 PERST# = 0 PFRST# = x

Table 383937: Power States

Power State	PWRDIS	PERSTn	FRU	Scan Chain	WAKEn	RBT Link	<u>+</u> 3.3V <u>EDGE</u>	±12V EDGE
NIC Power Off	Low	Low						
ID Mode	High	Low	Х	Χ			Χ	X
Aux Power Mode (S5)	Low	Low	Χ	Χ	<u>X</u>	Χ	Х	Х
Main Power Mode (S0)	Low	High	Χ	Χ	<u>X</u>	Х	Х	Х

3.9.1 NIC Power Off

In NIC power off mode, all power delivery has been turned off or disconnected from the baseboard. Transition to this state can be from any other state.

3.9.2 ID Mode

In the ID Mode, only ±3.3V_EDGE Aux is available for powering up management only functions. FRU and scan chain accesses are only allowed in this mode. An add-in card shall transition to this mode when PWRDIS=1 and PERST#=0.

3.9.3 Aux Power Mode (S5)

In Aux Power Mode provides both $\pm 3.3V$ <u>EDGE Aux</u> as well as $\pm 12V$ <u>EDGE</u> (Aux) is available. $\pm 12V$ <u>EDGE in Aux mode</u> may be used to deliver power to the add-in card, but only up to the Aux mode budget of

Commented [CP42]: Why do we turn on the 12V rail in ID mode(when PWR_DIS is high)? We can live with having only 3.3AUX rail powering the FRU and scan chain. And the 12V should be blocked to the AIC by PWR_DIS signal, like what's been described in section 3.9.2

Commented [NT43]: From Jon Lewis:

5 – Figure 74, ID Mode. I don't think WAKE/NC-SI is intended t be powered on...

Commented [NT44R43]: Wake/NC-SI removed from the ID

Commented [CP45]: Same as above comment. 12V should be blocked to the card in ID mode

Commented [CP46]: Scan chain access will also be allowed in ID mode



35Was defined in Table 39Table 39 Table 39. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=0.

3.9.4 Main Power Mode (S0)

In Main Power Mode provides both $\pm 3.3V$ _EDGE and $\pm 12V$ _EDGE (Main) across the OCP connector. The add-in card operates in full capacity. Up to 80W may be delivered on $\pm 12V$ _EDGE, and 3.63W on the $\pm 3.3V$ _EDGE pins. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=1.

3.10 Power Supply Rail Requirements and Slot Power Envelopes

The baseboard provides $\pm 3.3V$ <u>EDGEaux</u> and $\pm 12V$ <u>EDGEaux/main</u> to both the Primary and Secondary connectors. The rail requirements are leveraged from the PCIe CEM 4.0 specification. For OCP NIC 3.0 cards, the requirements are as follows:

-Table 394038: Baseboard Power Supply Rail Requirements – Slot Power Envelopes

Power Rail	15W Slot Small Card	25W Slot Small Card	35W Slot Small Card	80W Slot Small Card	150W Large Card	
	Hot Aisle	Hot Aisle	Hot Aisle	Cold Aisle	Cold Aisle	
<u>+</u> 3.3V <u>EDGE</u>						
Voltage Tolerance	±9% (max) Supply Current					
ID Mode	375mA (max) Aux Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Main Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)	
Capacitive Load	150μF (max)	150μF (max)	150μF (max)	150μF (max)	300μF (max)	
<u>+</u> 12V_ <u>EDGE</u>						
Voltage Tolerance	±8% (max) Supply Current					
ID Mode	100mA (max) Aux Mode	0.7A (max)	1.1A (max)	1.5A (max)	3.3A (max)	6.3A (max)
Main Mode	1.25A (max)	2.1A (max)	2.9A (max)	6.6A (max)	12.5A (max)	
Capacitive Load	500μF (max)	500μF (max)	1000μF (max)	1000μF (max)	2000μF (max)	

Note: While cards may draw up to the published power ratings, the baseboard vendor shall evaluate its cooling capacity for each slot power envelope. <u>Additionally, the baseboard shall advertise its slot power limits to aid in the overall board power budget allocation to prevent a high power card from being enabled in a lower power class slot.</u>

3.11 Hot Swap Considerations for +12V EDGE and +3.3V EDGE Rails

For baseboards that support system hot (powered on) add-in card insertions and extractions, the system implementer shall consider the use of hotswap controllers on both the ±12Vmain/aux_EDGE and ±3.3V_EDGE aux pins to prevent damage to the baseboard or the add-in card. Hotswap controllers help with in-rush current limiting while also providing overcurrent protection, undervoltage and overvoltage protection capabilities.

The hotswap controller may gate the ±12V_EDGEmain/aux and ±3.3V_EDGEmain/aux based on the PRSNTB[3:0]# value. Per Section 3.6.3, a card is present in the system when the encoded value is not 0b1111. The PRSNTB[3:0]# may be AND'ed together and connected to the hotswap controller to accomplish this result. Per the OCP NIC 3.0 mechanical definition (Section 3.1.1 Section ommented [CP47]:** How do we get this AUX power budget? Is this specified anyhere in this spec?

Commented [CP48]: Do we want to specify the PCIE "Slot Power Limit Control" mechanism to avoid an overdrawing device? Looks like now a small card slot has to support up to 80W. How do we prevent users from installing a 80W card into a 30W slot if we do not have the power negotiation mechanism? considering to avoid extra cost on platform side Fuse and crowbar circuit.

Commented [NT49R48]: The baseboard will have knowledge of it's slot power limit. Per the last two tables in the FRU EEPROM section, there are provisions for max power in Aux and in main modes. Is this sufficient?

I can add text "the baseboard shall advertise it's slot power limits to aid in overall board budget allocation" (or similar text)

Commented [NT50]: 500uF/500uF/1000uF/1000uF/2000uF. Tentative. Waiting for recommended values from system vendors.

Commented [CP51]: Do we still plan to put in some basic protection mechanism (either ME or TVS) to prevent system damage from undesired user hot-swap?

Commented [TN52R51]: Snippet from e-mail conversation:

Section 3.11 -

<PC> This will be provided this week from our power experts.

The need of ME protection mechanism to avoid unwanted hot-swaps on unsupported servers should also be discussed. Had this topic been brought up in the ME sessions yet?

JH 1/16 – We haven't discussed in that meeting; I have discussed with Jia in detail though. We have two versions of faceplates for W1, one that's tool-less and one that has a thumbscrew. The thumbscrew version does have some added 'inconvenience' to dissuade users from doing this. HPE ME's appear solely focused on the thumbscrew version. We have no space to add additional mechanism to do this more actively. In my experience this will occur no matter the amount of barriers you put in place, the HW must be able to do this without sustaining damage. In my past systems such an event would require system power cycle for recovery.


Rev <u>0.60</u>

Baseboards that do not support hot insertion, or hot extractions may opt to not implement these features.

3.12 Power Sequence Timing Requirements

The following figure shows the power sequence of PRSNTB[3:0]#, +3.3V_EDGEaux, +12V_EDGE aux/12Vmain-relative to PWRDIS, BIF[2:0]#, PERSTn*, the add-in card power ramp and NIC_PWR_GOOD.

Figure 8475: Power-Up Sequencing



Commented [HS53]: Add PCIe REFCLK and power-down sequence. Close?


Commented [TN54]: From Jia 1/15/2018:

1.Check if it worth to add PCIe clock timing? 2.Add power down seq as last week's discussion

Commented [CP55]: PWRDIS should be low during G3 mode, as specified in table 37



Figure 85: Power-Down Sequencing



Note1: REFCLK go inactive after PERST# goes active.

Note2: PEREST# goes active before the power on the connector is removed.

 $Note 3: In \ the \ case \ of \ a \ surprise \ power \ down, \ PERST\# \ goes \ active \ TFAIL \ after \ power \ is \ no \ longer \ stable .$

Table 404139: Power Sequencing Parameters

Parameter	Value	Units	Description
T _{ss}	20	ms	Max time between system <u>+</u> 3.3V <u>EDGEaux</u> and
			<u>+</u> 12V <u>EDGE</u> aux/main ramp to power stable.
T _{PL}	<mark><?</mark></mark>	ms	Max time between the NIC payload power ramp to NIC_PWR_GOOD
			assertion
T_{NPG}	<mark><?</mark></mark>	ms	Max time between NIC power stable and NIC_PWR_GOOD assertion.
T _{PVPERL}	>100	ms	Max time between PWRDIS deassertion and PERST# deassertion.
			This value is from the PCIe CEM Specification, Rev 4.0.
T _{PERST-CLK}	>100	μs	Max Time REFCLK is stable before PERST# inactive
T _{FAIL}	<500	<u>ns</u>	In the case of a surprise power down, PERST# goes active T _{FAIL} after
			power is no longer stable.

 $\begin{tabular}{ll} \textbf{Commented [CP56]:} Should we simply define the T between PWRDIS and NIC_PWR_GOOD instead of T_{NPG} for easy observability/measurement T_{NPG} and T_{NPG} for each property of the property of$

Rev 0.60

4 Management and Pre-OS Requirements

OCP NIC 3.0 card management is an important aspect to overall system management. This section specifies a common set of management requirements for OCP NIC 3.0 implementations. There are three types of implementations (RBT+MCTP Type, RBT Type, and MCTP Type) depending on the physical sideband management interfaces, transports, and traffic supported over different transports. An OCP NIC 3.0 implementation shall support at least one type of implementation for card management. For a given type of implementation, an OCP NIC shall support type specific requirements described in Sections 4.1 through 4.7.A No Management implementation should not be used for an Ethernet add in card.

4.1 Sideband Management Interface and Transport

OCP NIC 3.0 sideband management interfaces are used by a Management Controller (MC) or Baseboard Management Controller (BMC) to communicate with the NIC. <u>Table 41 Table 40</u> summarizes the sideband management interface and transport requirements.

Table 414240: Sideband Management Interface and Transport Requirements

Requirement	RBT+MCTP	RBT Type	МСТР
	Type		Туре
NC-SI 1.1 compliant RMII Based Transport (RBT) including	Required	Required	N/A
physical interface defined in Section 10 of DSP0222			
I ² C compliant physical interface for FRU EEPROM	Required	Required	Required
SMBus 2.0 compliant physical interface	Required	N/A	Required
Management Component Transport Protocol (MCTP) Base	Required	N/A	Required
1.3 (DSP0236 1.3 compliant) over MCTP/SMBus Binding			
(DSP0237 1.1 compliant)			
PCIe VDM compliant physical interface	Optional	Optional	Optional
Management Component Transport Protocol (MCTP) Base	Optional	Optional	Optional
1.3 (DSP0236 1.3 compliant) over MCTP/PCIe VDM Binding			
(DSP0238 1.0 compliant)			

4.2 NC-SI Traffic

DSP0222 defines two types of NC-SI traffic: Pass-Through and Control. <u>Table 42</u> summarizes the NC-SI traffic requirements.

Table 424341: NC-SI Traffic Requirements

143.6 <u>12.6</u> 11.110 31.114116 1.64	u		
Requirement	RBT+MCTP	RBT Type	MCTP
	Туре		Type
NC-SI Control over RBT (DSP0222 1.1 or later compliant)	Required	Required	N/A
NC-SI Control over MCTP (DSP0261 1.2 compliant)	Required	N/A	Required
NC-SI Pass-Through over RBT (DSP0222 1.1 compliant)	Required	Required	N/A
NC-SI Pass-Through over MCTP (DSP0261 1.2 compliant)	Optional	N/A	Optional

Note: A Management Controller (MC) is allowed to use the RBT interface on an RBT+MCTP Type or RBT Type card for NC-SI Control traffic only without enabling NC-SI pass-through.

4.3 Management Controller (MC) MAC Address Provisioning

An OCP NIC 3.0 compliant card that supports NC-SI pass-through shall provision one or more MAC addresses for Out-Of-Band (OOB) management traffic. The number of MC MAC addresses provisioned is

Commented [HS57]: Pat will send Hemal definition of each term here. Change MCTP to MCTP/SMBus Type.

Commented [PCK58]: Many current Intel products do not support MCTP over PCIe at the same time as RBT. We would like to create RBT cards that don't require PCIe

http://opencompute.org 121



implementation dependent. These MAC addresses are not exposed to the host(s) as available MAC addresses. The MC is not required to use these provisioned MAC addresses. Table 43 Table 42 summarizes the MC MAC address provisioning requirements.

Table <u>434442</u>: MC MAC Address Provisioning Requirements

Tyna		Туре
Type Required	Required	Optional
	Required	Required Required

Commented [HS59]: Need to add a recommended scheme for MAC address provisioning. Yuval, Sai, and Hemal to propose text.

Rev <u>0.60</u>

The <u>assignment of MAC</u> address used by i th host on port j			
for the partition k is out of the scope of this			
specification., where $0 \le i \le num_hosts-1$, $0 \le j \le num_hosts-1$			
num_ports 1, and $0 \le k \le max_parts 1$ is host_addr[i] +			
j*max_parts + k			
bmc_addr[i] = host_addr[i] + num_ports*max_parts			'
• The MAC address used by i^{th} BMC on port j, where $0 \le i \le 1$			
num_hosts-1 and $0 \le j \le num_ports -1$ is $bmc_addr[i] + j$			
Support at least one of the following mechanism for	Required	Required	Optional
provisioned MC MAC Address retrieval:			
NC-SI Control/RBT (DSP0222 1.1 or later compliant)			
Note: This capability is planned to be included in revision			
1.2 of the NC-SI specification.			
NC-SI Control/MCTP (DSP0261 1.2 compliant)			

4.4 Temperature Reporting

An OCP NIC 3.0 implementation can have several silicon components including one or more ASICs implementing NIC functions and one or more transceiver modules providing physical network media connectivity. For the system management, it is important that temperatures of these components can be retrieved over sideband interfaces.

The temperature reporting interface is required for all OCP NIC 3.0 compliant cards with a TDP > 10W.

The temperature reporting interface shall be accessible in Aux Power Mode (S5), and Main Power Mode (S0). Table 44Table 43 summarizes temperature reporting requirements. These requirements improve the system thermal management and allow the baseboard management device to access key component temperatures on an OCP NIC 3.0 card.

Table <u>4445</u>43: Temperature Reporting Requirements

Requirement	RBT+MCTP	RBT Type	МСТР
	Type		Туре
Component Temperature Reporting	Required	Required	Required
	for ASIC	for ASIC	for ASIC
	with TDP >	with TDP >	with TDP >
	10W	10W	10W
Transceiver Modules Temperature Reporting	Required	Required	Required
Support the following mechanism for temperature	Required	Required	Required
reporting:			
PLDM for Platform Monitoring and Control (DSP0248 1.1			·
compliant) for temperature reporting.			[
When the temperature sensor reporting function is	Required	Required	Required
implemented, the temperature reporting accuracy on the			
card shall be within ±3°C			

Commented [JN60]: Other than Temperature, is there other information in transceiver may be extracted? Such as serial number / Serdes settings?

Commented [TN61]: Not sure if this comment is old From Hemal:

Add a statement that requirements in Table 43 apply to cards with maximum TDP exceeding 10W.

Change ASIC temperature to component temperature.

Explicitly state that temp reporting interface is not required to be



Reporting of upper-warning, upper-critical, and upper-fatal	Required	Required	Required
thresholds for PLDM numeric sensors for temperature			
reporting.			
Note: For definitions of warning, critical, and fatal			
thresholds, refer to DSP0248 1.1.			
When the temperature sensor reporting function is	Required	Required	Required
implemented, the temperature reporting accuracy on the			
card shall be within ±3°C			
Support for NIC self-shutdown.	Required	Required	Required
The purpose of this feature is to "self-protect" the NIC from			
permanent damage due to high operating temperature			
experienced by the NIC.			
The NIC shall monitor its temperature and shut-down itself			
as soon as the threshold value is reached. The value of the			
self-shutdown threshold is implementation specific. It is			
recommended that the self-shutdown threshold value is			
higher than the maximum junction temperature of the ASIC			
implementing the NIC function. The self-shutdown threshold			
value shall be between the critical and fatal temperature			
thresholds.			
The NIC does not need to know the reason for the self-			
shutdown threshold crossing (e.g. fan failure). After entering			
the self-shutdown state, the NIC is not required to be			
operational. This might cause the system with the OCP NIC			
to become unreachable via OCP NIC. An AC power cycle of			
the system may be required to bring the NIC back to an			
operational state. In order to recover the NIC from the self-			
shutdown state, the NIC should go through the NIC power			
off state as described in Section 3.9.1	Danisha I	D	Danisha d
Report self-shutdown temperature threshold using PLDM for	Required	Required	Required
platform monitoring and control (DSP0248 1.1 compliant)			

4.5 Power Consumption Reporting

An OCP NIC 3.0 implementation may be able to report the power consumed by ASICs implementingone or more component implementing NIC functions. It is important for the system management that the information about the power consumption can be retrieved over sideband interfaces. Table 45 Table 44 summarizes power consumption reporting requirements.

Table <u>4546</u>44: Power Consumption Reporting Requirements

Requirement	RBT+MCTP	RBT Type	MCTP Type
	Type		

Commented [HS62]: Add a requirement stating that self-shutdown threshold shall be the same as the fatal threshold as specified in the PLDM.

Clarify that a power cycle here is AC power cycle.

In order to recover NIC from self-shutdown state, the NIC should go through NIC power off state (ref Section 3.9.1).

Commented [HS63]: Add a row stating that reporting of warning, critical, and fatal thresholds using PLDM is required.

Rev <u>0.60</u>

125

Component Estimated Power Consumption Reporting	Required	Required	Required
	Optional	Optional	Optional
Component Runtime Power Consumption Reporting	<u>Optional</u>	<u>Optional</u>	<u>Optional</u>
Support the following mechanism for power	Optional	Optional	Optional
consumption reporting:	Required	Required	Required
PLDM for Platform Monitoring and Control (DSP0248 1.1			
compliant) for component power consumption reporting			

4.6 Pluggable Transceiver Module Status and Temperature Reporting

Pluggable modules like an optical module or a direct attached copper cable is used to connect an OCP NIC to a physical medium. It is important to know the presence of pluggable modules and information about insertion/deletion of pluggable modules. <u>Table 46-Table 45</u> summarizes pluggable module status reporting requirements.

Table 464745: Pluggable Module Status Reporting Requirements

Requirement	RBT+MCTP Type	RBT Type	MCTP Type
Pluggable Module Presence Reporting	Optional	Optional	Optional
Pluggable Transceiver modules Presence Status and	Required	Required	Required
Temperature Reporting			
PLDM for Platform Monitoring and Control (DSP0248 1.1	Optional	Optional	Optional
compliant) Support the following mechanism for reporting	Required	Required	Required
the pluggable <u>transceiver</u> module presence status <u>and</u>			
pluggable transceiver module temperature:			
PLDM for Platform Monitoring and Control (DSP0248 1.1			
compliant)			
Pluggable Module Insertions/Deletions Reporting	Optional	Optional	Optional
Support the following mechanism for reporting the	Optional	Optional	Optional
pluggable module insertions/deletions:			
• PLDM for Platform Monitoring and Control (DSP0248 1.1			
compliant)			

4.7 Management and Pre-OS Firmware Inventory and Update

An OCP implementation can have different types of firmware components for data path, control path, and management path operations. It is desirable that OCP NIC 3.0 implementations support an OS-independent Out-Of-Band mechanism for the management firmware update. It is desirable that the management firmware implement firmware update does not require a system reboot for the new firmware image to become active. Table 46 summarizes the firmware inventory and update requirements.

Table <u>4748</u>46: <u>Management and Pre-OS</u> Firmware <u>Inventory and</u> Update Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	Type		Type
Network boot in UEFI driver (supporting both IPv4 and	Required	Required	Required
IPv6 addressing for network boot)			
Support-UEFI secure boot for UEFI drivers	Required	Required	Required

Commented [HS64]: Split this requirement in "Runtime Measured Power" and "Runtime Estimated Power"

Commented [HS65]: Make it mandatory

http://opencompute.org



Support-UEFI secure firmware update	Required	Required	Required
Support PLDM for Firmware Update (DSP0267 1.0	Required	Recommended	Required
compliant)			

4.7.1 Secure Firmware

The It is highly recommended that an OCP NIC 3.0 add-in card should-supports a secure firmware feature. When In the future versions of the OCP NIC 3.0 specification, the secure firmware feature is intended to be required. When the secure firmware feature is enabled and where export compliance permits, the OCP NIC 3.0 add-in card shall verify firmware components prior to the execution, execute only signed and verified firmware components, and only allow authenticated firmware updates. Where applicable, an OCP NIC 3.0 implementation shall use the guidelines provided in NIST SP 800-147193 (draft) BIOS Protection Guidelines Platform Resiliency Guidelines for the following secure firmware functions:

- Signed Firmware Updates
- Ensure only valid/authenticated firmware updates can be applied. Refer to: NIST 800-193 Section
 3.5 Firmware Update Mechanisms, and 4.1.2 Root of Trust for Update (RTU) and Chain of Trust for Update (CTU)
- Ensure authentication mechanisms cannot be bypassed. Refer to NIST 800-193 Section 4.2
 Protection.
- Secure Boot
- Only boot trusted/authenticated firmware: NIST 800-193 4.1.3 Root of Trust for Detection (RTD) and Chain of Trust for Detection (CTD), and Section 4.3 Detection
- Recovery mechanism in case of boot failure: NIST 800-193 Section 4.4 Recovery

4.7.1

4.7.2 Firmware Inventory

The OCP NIC 3.0 add-in card shall allow queries to obtain the firmware <u>component</u> versions, device model, and device ID via in-band and out-of-band interfaces without impacting NIC function and performance of said paths.

4.7.3 Firmware Inventory and Update in Multi-Host Environments

A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle concurrent in-band queries from multiple hosts and out-of-band access from the BMC <u>for the management status and</u>-firmware component versions, device model, and device ID information.

A multi-host capable OCP NIC 3.0 add-in card shall only permit one entity to perform write accesses to NIC firmware at a time, without creating contention.

A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle exceptions when more than one entity attempts to perform concurrent NIC firmware writes.

Commented [HS66]: Specify secure boot and secure update requirements separately. Auditing the firmware is out of scope for this spec. Sai and Hemal to discuss it offline.

Rev <u>0.60</u>

4.8 NC-SI Package Addressing and Hardware Arbitration Requirements

NC-SI over RBT is implemented via RMII pins between the MC and the OCP NIC 3.0 card. Protocol and implementation details of NC-SI over RBT can be found in the DMTF DSP0222 standard.

4.8.1 NC-SI over RBT Package Addressing

NC-SI over RBT capable OCP NIC 3.0 cards shall use a unique Package ID per ASIC when multiple ASICs share the single NC-SI physical interconnect to ensure there are no addressing conflicts.

Baseboards use the Slot_ID pin on the Primary Connector for this identification. The Slot_ID value may be directly connected to GND (Slot ID = 0), or pulled up to ± 3.3 V_EDGEaux (Slot ID = 1).

Package ID[2:0] is a 3-bit field and is encoded in the NC-SI Channel ID as bits [7:5]. Package ID[2] defaults to 0b0 in the NC-SI specification, but is optionally configurable if the target silicon supports configuring this bit. Package ID[1] is directly connected to the SLOT_ID pin. Package ID[0] is set to 0b0 for Network Controller ASIC #0. For an OCP NIC 3.0 add-in card with two discrete silicon instances, Package ID[0] shall be set to 0b1 for Network Controller ASIC #1. Refer to the specific endpoint device datasheet for details on the Package ID configuration options.

Up to four silicon devices are supported on the bus if only Package ID[1:0] is configurable (e.g. Package ID[2] is statically set to 0b0). Up to eight silicon devices are supported on the NC-SI bus if Package ID[2:0] are all configurable.

Refer to the DMTF DSP0222 standard for more information on package addressing, Slot ID and Package

4.8.2 Arbitration Ring Connections

For baseboards that implement two or more Primary Connectors, the NC-SI over RBT arbitration ring may be connected to each other. The arbitration ring shall support operation with a one card, or both cards installed. Figure 73 Figure 64 shows an example connection with dual Primary Connectors.

4.9 SMBus 2.0 Addressing Requirements

The SMBus provides a low speed management bus for the OCP NIC 3.0 card. The FRU EEPROM and onboard temperature sensors are connected on this bus. Additionally, network controllers may utilize the SMBus interface for MCTP communications. Proper power domain isolation shall be implemented on the NIC.

4.9.1 SMBus Address Map

OCP NIC 3.0 cards shall support SMBus ARP (be ARP-capable) to allow the cards to be dynamically assigned addresses for MCTP communications to avoid address conflicts and eliminate the need for manual configuration of addresses. The address type of dynamic addresses can be either dynamic and persistent address device or dynamic and volatile address device. Refer to SMBus 2.0 specification and Section 6.11 of DSP0237 1.1 for details on SMBus address assignment.

Note: A system implementation may choose to only use fixed addresses for an OCP NIC 3.0 card on the system. The assignment of these fixed addresses is system dependent and outside the scope of this specification. When fixed addresses are assigned to OCP NIC 3.0 card, then the OCP NIC 3.0 card shall be fixed and discoverable SMBus device. Refer to SMBus 2.0 specification for more details.

Commented [HS67]: Pat will send Hemal text to differentiate dynamic persistent and dynamic non-persistent. Add a reference to the SMBus address table from DSP0237 1.1.



All predefined SMBus addresses for OCP NIC 3.0 are shown in <u>Table 48Table 47</u>. Baseboard and add-in card designers must ensure additional devices do not conflict. The addresses shown are in 8-bit format and represent the read/write address pair.

Table 484947: SMBus Address Map

Address (8-bit)	Device	Notes
0xA0 / 0xA1 - SLOT0	EEPROM	On-board FRU EEPROM.
0xA2 / 0xA3 - SLOT1		
		Mandatory. Powered from Aux power domain.
		The EEPROM ADDR0 pin shall be connected to the SLOT_ID
		pin on the add-in card gold finger to allow two NIC add-in
		cards to exist on the same I ² C bus.

4.10 FRU EEPROM

4.10.1 FRU EEPROM Address, Size and Availability

The FRU EEPROM provided for the baseboard to determine the card type and is directly connected to the SMBus on the card edge. Only one EEPROM is required for a single physical add-in card regardless of the PCIe width or number of physical card edge connectors it occupies. The FRU EEPROM shall be connected to the Primary connector SMBus.

The EEPROM is addressable at the addresses indicated at OxA2/OxA3 in Table 48. For the write/read pair is presented in 8-bit format. The size of EEPROM shall be at least 4Kbits for the base EEPROM map. Addin card suppliers may use a larger size EEPROM if needed to store vendor specific information.

The FRU EEPROM is readable in all three power states (ID mode, AUX(S5) mode, and MAIN(S0) mode.

4.10.2 FRU EEPROM Content Requirements

The FRU EEPROM shall follow the data format specified in the IPMI Platform Management FRU Information Storage Definition v1.2. Both the Product Info and Board Info records shall be populated in the FRU EEPROM. The Use-OEM record 0xC0 is used _offset 0x01 through 0x05 to store specific records for the OCP NIC 3.0. For an OCP NIC 3.0 card, the FRU EEPROM OEM record content based on the format defined in Table 49 shall be populated.

Table 49: FRU EEPROM Record - OEM Record 0xC0, Offset 0x00

Offset-0	<u>Length</u>	Description
0	<u>3</u>	Manufacturer ID, LS Byte first (3 bytes total).
		For OCP NIC 3.0 compliant cards, the value of this field shall be set to the OCP IANA assigned number. This value is 0x7FA600, LS byte first. (42623 in decimal)
<u>3</u>	1	OCP NIC 3.0 FRU OEM Record Version. For OCP NIC compliant to this specification, the value of this field shall be set to 1.
4	1	Card Max power (in Watts) in AUX(SS) mode. Rounded up to the nearest Watt for fractional values.
<u>5</u>	1	Number of controllers (N).

Commented [HS68]: Should PLDM for FRU data transfer be specified? Hemal to take a look at PLDM for FRU spec mandatory requirements and optional requirements as they apply to OCP NIC 3.0.

Commented [NT69]: From Long Nguyen @ Broadcom -

All,

As discussed on the thermal workgroup today, please see section 4.10 where the FRU content is being updated. Not sure if it is already planned for but it would be nice to have an OEM record for "NIC Card Thermal Tier" defined. The Tier will let the system know the allowable airflow that can be expected from the NIC.

Commented [CP70]: Please make this aligned with the description in Table 47: 0xA0 / 0xA1 – SLOT0 0xA2 / 0xA3 – SLOT1

Commented [NT71R70]: Reference updated to addressing

Commented [TN72]: Is there a FRU EEPROM record that explicitly states the number of PCle REFCLKs used by the add-in card? The add-in card recommendation is to leave unused REFCLK pins as N/C and is consistent with the termination requirement on the baseboard only.

The baseboard should have some mechanism to disable PCIe REFCLKs to reduce EMI.

Commented [NT73]: What about an entry for the card max power in ID mode?

Commented [HS74]: Add capability to discover device based on device ID. Yuval to look into it. Need to define discovery steps.

Rev <u>0.60</u>

<u>6:21</u>	<u>16</u>	Controller 1 UDID. MS Byte First (to align the FRU order to the reported UDID order on the SMBus)
<u></u>	<u></u>	<u></u>
6+16*(n- 1):16*N+5	<u>16</u>	Controller N UDID. MS Byte First (to align the FRU order to the reported UDID order on the SMBus).

Table 5149: FRU EEPROM Record — OEM Record 0xC0, Offset 0x01

Offset 1	Primary Connector PRSNTB [3:0]#
0b1110 (0x0E)	Follows Pinout; to be filled after the pinout table is fixed
0b1101 (0x0D)	
0b1100 (0x0C)	
0b1010 (0x0A)	
0b0111 (0x07)	
0b0110 (0x06)	
0b0101 (0x05)	
0b0100 (0x04)	
0b0011 (0x03)	
0b1011 (0x0B)	Not a valid reading - Wrong EEPROM programming
0b1111 (0x0F)	Not a valid reading – Wrong EEPROM programming
All others	RFU
No FRU device detected	No NIC connected / bad connection

Table 5250: FRU EEPROM Record — OEM Record 0xC0, Offset 0x02

Offset 2	Secondary Connector PRSNTB [3:0]#
0b1110 (0x0E)	Follows Pinout; to be filled after the pinout table is fixed
0b1101 (0x0D)	
0b1100 (0x0C)	
0b1010 (0x0A)	
0b0111 (0x07)	
0b0110 (0x06)	
0b0101 (0x05)	
0b0100 (0x04)	
0b0011 (0x03)	
0b1011 (0x0B)	Not a valid reading – Wrong EEPROM programming
0b1111 (0x0F)	Not a valid reading — Wrong EEPROM programming
All others	REU
No FRU device detected	No NIC connected / bad connection

Table 5351: FRU EEPROM Record — OEM Record 0xC0, Offset 0x03

Offset 3 Card max power in Aux(S5)	
------------------------------------	--

Commented [HS75]: This allows a NIC implementation to declare what connector pins are populated.



0x01 0xFE	Hex format in Watts when NIC is in AUX(S5) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.
OxFF	Invalid entry
0x00	Invalid entry

Table 5452: FRU EEPROM Record - OEM Record 0xC0, Offset 0x04

Offset 4	Card max power in Main(SO)
0x01 0xFE	Hex format in Watts when NIC is in Main (S0) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.
0xFF	Invalid entry
0x00	Invalid entry

5 Data Network Requirements

5.1 Network Boot

OCP NIC 3.0 shall support network booting in uEFI system environment with both IPv4 and IPv6 network booting.

For UEFI booting, below features are required (tentative list; collecting feedback)

- EFI_DRIVER_BINDING_PROTOCOL (for starting and stopping the driver)
- EFI_DEVICE_PATH_PROTOCOL (provides location of the device)
- EFI_MANAGED_NETWORK_SERVICE_BINDING_PROTOCOL (asynchronous network packet I/O services)
- EFI_DRIVER_DIAGNOSTICS2_PROTOCOL & EFI_DRIVER_DIAGNOSTICS_PROTOCOL (driver will allow the UEFI shell command *drvdiag* to perform a cursory check of the connections managed by the driver)
- Human Interface Infrastructure (HII) protocols
- EFI_DRIVER_HEALTH_PROTOCOL
- EFI_FIRMWARE_UPDATE_PROTOCOL

Rev <u>0.60</u>

Routing Guidelines and Signal Integrity Considerations

6.1 NC-SI Over RBT

For the purposes of this specification, the min and max electrical trace length of the NC-SI signals shall be between 2 inches and 4 inches. The traces shall be implemented as 50 Ohm impedance controlled nets.

6.2 PCle

This section is a placeholder for the PCIe routing guidelines and SI considerations.

Add-in card suppliers shall follow the PCIe routing specifications. At this time, the OCP NIC subgroup is working to identify and agree to the channel budget for an add-in card and leave sufficient margin for the baseboard. Refer to the PCIe CEM and PCIe Base specifications for end-to-end channel signal integrity considerations.

Commented [CP76]: We are expecting more information such as IL/RL/Jitter/Xtalk requirements in this section

- Commented [TN78]: Point to the PCIe spec for the electrical specs (See PCIe CEM Section 6.3.x. 4.7.x, 4.8) and SFF-TA-1002.

http://opencompute.org 131



7 Thermal and Environmental

7.1 Environmental Requirements

Specifics are not included to permit adoption of OCP 3.0 NIC in systems with varying thermal requirements and boundary conditions. The system adopting OCP NIC should define air flow direction, local approach air temperature and speed to the NIC, operational altitude and relative humidity.

For example, a system configured with I/O facing the cold aisle, can specify approach air temperature and speed of 35°C and 200 LFM respectively, with airflow impinging on the I/O modules first and an operational altitude of 6000 feet.

7.1.1

7.1.27.1.1 Thermal Simulation Boundary Example

<u>The baseboard adopting the OCP NIC 3.0 form-factor shall provide sufficient approach air for cooling. A typical thermal simulation boundary should specify the following information:</u>

Air flow direction

- o Cold-aisle operation shall have the airflow direction impinging on the I/O modules first
- Hot-aisle operation shall have the airflow impinging on the ASIC first

• Approach air temperature

- For cold-aisle operation the typical approach temperature is 35°C
- For hot-aisle operation the typical approach temperature is 55°C

Approach air speed

- The approach airspeed is measured in LFM
- o The required LFM to cool the add-in card is dependent on the baseboard design

The table below provides a reference for the maximum ASIC power that could be thermally supported in a small and large card form-factor design under cold and hot-aisle use cases. This information can be leveraged for early design phases. The cooling capability of the card needs to be defined based on testing results by using test fixture in Section 7.1.2.

Table 50: Thermal Simulation Boundary Example

<u>Card Size</u>	Operational Use- Case	Approach Air Temperature (°C)	Approach Air Speed (LFM)	Maximum Thermally Supported ASIC Power (W)
Small	<u>Cold-aisle</u>	<u>35</u>	<u>150</u>	<u>25</u>
Small	<u>Hold-aisle</u>	<u>55</u>	<u>300</u>	<u>25</u>
Large	<u>Cold-aisle</u>	<u>35</u>	<u>150</u>	<u>35</u>
<u>Large</u>	<u>Hot-aisle</u>	<u>55</u>	<u>300</u>	<u>35</u>


Figure 86: Thermal Simulation and Design Guidance for SO

Commented [CP79]: Do we plan to add in the connector envirnmental environmental requirements such as connector gold plating thickness? Similar to what's been defined in the PCIe CFM 3.0 CH 6.4.

Commented [YL80]: Needs to be finalized (55C/60C) Discuss with Rob (Dell) and Paul (HPE)

Commented [YL81]: More informative using charts. Table can be removed after charts are finalized.

Rev 0.60



Note: Power curves assume the ASIC has a T_{CASE} temperature spec value of 105°C and with a 10°C design margin.

Figure 87: Thermal Simulation and Design Guidance for S5



7.1.2 Thermal Test Fixture

Placeholder for the link to upcoming test fixture documentation (under development).

7.2 Shock & Vibration

This specification does not cover the shock and vibration testing requirements for an OCP NIC 3.0 add in card or its associated baseboard systems. OCP NIC 3.0 components are deployed in various environments. It is up to each add-in card and baseboard vendor to decide how the shock and vibration tests shall be done.

7.3 Regulatory

An OCP NIC 3.0 add-in card shall meet the following compliance requirements.

7.3.1 Required Compliance

7.3.1.1 Required Environmental Compliance

- China RoHS Directive
- EU RoHS 2 Directive (2011/65/EU) aims to reduce the environmental impact of electronic and electrical equipment (EEE) by restricting the use of certain hazardous materials. +The substances banned under RoHS are lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls, polybrominated diphenyl ether, and four phthalates.

Commented [JN82]: Suggests edit here. Up to discussion

Commented [NT83R82]: Recommended edits from Intel regulatory and safety teams are shown below.



- <u>EU REACH Regulation (EC) No 1907/2006</u> addresses the production and use of chemical substances and their potential impact on human health and the environment.
- <u>EU</u> Waste Electrical and Electronic Equipment ("WEEE") Directive (2012/19/EU) mandates the treatment, recovery and recycling of EEE.
- The Persistent Organic Pollutants Regulation (EC) No. 850/2004 bans production, placing on the market and use of certain persistent organic pollutants.
- The California Safe Drinking Water and Toxic Enforcement Act of 1986 ("Prop 65") sets forth a list of regulated chemicals that require warnings in the State of California.
- The Packaging and Packaging Waste Directive 94/62/EC limits certain hazardous substances in the packaging materials
- **Batteries Directive 2006/66/EC** regulates the manufacture and disposal of all batteries and accumulators, including those included in appliances.

7.3.1.2 Required EMC Compliance

- Radiated and Conducted CE
- FCC Class AFCC sub-part 15 b class A emission requirements Emissions requirements are based on deployed geographical locations. Refer to Table 51 Table 55 for details.

<u>Table 5155: FCC Class A Radiated and Conducted Emissions Requirements Based on Geographical</u> Location

Targeted Geography	Applicable Specifications
<u>USA</u>	FCC, 47 CFR Part 15, Class A digital device (USA)
<u>Canada</u>	ICES-003, class A (CAN)
<u>EU</u>	EN 55032: 2015 Class A Radiated and Conducted Emissions requirements for European Union
	EN 55024: 2010 Immunity requirements for European Union (EU)
Australia/New Zealand	AS/NZS CISPR 22:2009 + A1:2010 Class A and
	CISPR 32:2015 for Radiated and Conducted Emissions
	requirements
<u>Japan</u>	VCCI:2015-04 Class A Radiated and Conducted Emissions requirements
<u>Korea</u>	KN32 – Radiated and Conducted Emissions
	KN35- Immunity
<u>Taiwan</u>	BSMI CNS13438: 2006 (complete) Class A Radiated and Conducted Emissions requirements

- CE Equipment must pass the CE specification
- All technical requirements covered under EMC Directive (2014/30/EU)

7.3.1.3 Required Product Safety Compliance

- -FCC sub-part 15 b class A emission requirements
- All technical requirements covered under EMC Directive (2014/30/EU)Safety requirements are listed in Table 52Table 56.

Rev <u>0.60</u>

Table 5256: Safety Requirements

Targeted Geography	Applicable Specifications
<u>Safety</u>	<u>UL/CSA 60950-1-07, 2nd Edition + amendment 1, dated 2011/12/19.</u>
	The Bi-National Standard for Safety of Information Technology Equipment,
	EN60950-1: 2006+A11:2009+A1:2010+A12:2010+A2:2013
	62368-1 may also be co-reported depending on region

7.3.2 Recommended Compliance

An OCP NIC 3.0 add-in card is recommended to meet below compliance requirements.

7.3.2.1

7.3.2.1 Recommended Environmental Compliance

- Halogen Free: IEC 61249-2-21 Definition of halogen free: 900ppm for Br or CI, or 1500ppm combined.
- Arsenic: 1000 ppm (or 0.1% by weight)
- Emerging: US Conflict Minerals law: section 1502 of the Dodd-Frank Act requires companies using tin, tantalum, tungsten, and gold ("3TG") in their products to verify and disclose the mineral source. While this does not apply to products that are used to provide services, such as Infrastructure hardware products, the OCP NIC Subgroup is considering voluntarily reporting of this information.

7.3.2.2 Recommended EMC Compliance

• 10dB margin to FCC sub-part 15 b class A emission requirements as specified in Section 7.3.1.2



8 Revision History

Author	Description	Revision	Date
Thomas Ng Intel Corporation	Initial draft	0. <u>57</u> 60	01/ <u>1609</u> /2018