

# OCP NIC 3.0 Design Specification

Version <u>0.57</u>

1

Author: OCP Server Workgroup, OCP NIC subgroup



# **Table of Contents**

1	Overview		8
	1.1 Lice	nse	8
	1.2 Back	kground	9
	1.3 Ack	nowledgements	11
	1.4 Ove	rview	12
	1.4.1	Mechanical Form factor overview	
	1.4.2	Electrical overview	14
	1.5 Refe	erences	16
2	<b>Card Form</b>	Factor	17
	2.1 Form	n Factor Options	17
	2.2 1/0	bracket	20
	2.2.1	Small Form Factor Add-in Card I/O Bracket	20
	2.2.2	Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	21
	2.2.3	Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions	22
	2.2.4	Large Form Factor Add-in Card I/O Bracket	24
	2.2.5	Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	25
	2.2.6	Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions	26
	2.3 Line	Side I/O Implementations	27
	2.4 LED	Implementations	27
	2.4.1	Add-in Card LED Configuration	27
	2.4.2	Add-in Card LED Ordering	
	2.4.3	Baseboard LEDs Configuration Over the Scan Chain	29
	2.5 Med	chanical Keepout Zones	
	2.5.1	Baseboard Keep Out Zones – Small Card Form Factor	30
	2.5.2	Baseboard Keep Out Zones – Large Card Form Factor	
	2.5.3	Small Card Form Factor Keep Out Zones	
	2.5.4	Large Card Form Factor Keep Out Zones	
	2.6 Insu	lation Requirements	
	2.6.1	Small Card Insulator	
	2.6.2	Large Card Insulator	
		eling Requirements	
		Implementation Examples	
		-NIC Use Cases	
	2.9.1	PCIe Retimer card	
	2.9.2	Accelerator card	
	2.9.3	Storage HBA / RAID card	
3		and Baseboard Connector Interface	
		d Finger Requirements	
	3.1.1	Gold Finger Mating Sequence	
		eboard Connector Requirements	
	3.2.1	Right Angle Connector	
	3.2.2	Right Angle Offset	
	3.2.3	Straddle Mount Connector	
	3.2.4	Straddle Mount Offset and PCB Thickness Options	
	3.2.5	Large Card Connector Locations	44

	Rev <u>0.57<del>0.56</del></u>
3.3 Pin definition	44
3.4 Signal Descriptions – Common	48
3.4.1 PCIe Interface Pins	48
3.4.2 PCIe Present and Bifurcation Control Pins	51
3.4.3 SMBus Interface Pins	
3.4.4 Power Supply Pins	54
3.4.5 Miscellaneous Pins	
3.5 Signal Descriptions – OCP Bay (Primary Connector)	56
3.5.1 PCIe Interface Pins – OCP Bay (Primary Connector)	56
3.5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)	
3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)	
3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)	
3.6 PCIe Bifurcation Mechanism	
3.6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTE	
3.6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)	
3.6.3 PCIe Bifurcation Decoder	
3.6.4 Bifurcation Detection Flow	
3.6.5 PCIe Bifurcation Examples	
3.7 PCIe Clocking Topology	
3.8 PCIe Bifurcation Results and REFCLK Mapping	
3.9 Power Capacity and Power Delivery	
3.9.1 NIC Power Off	
3.9.2 ID Mode	
3.9.3 Aux Power Mode (S5)	
3.9.4 Main Power Mode (S0)	
3.10 Power Supply Rail Requirements and Slot Power Envelopes	
3.11 Hot Swap Considerations for 12V and 3.3V Rails	
3.12 Power Sequence Timing Requirements	
Management	
4.1 Sideband Management Interface and Transport	
4.2 NC-SI Traffic	
4.3 Management Controller (MC) MAC Address Provisioning	
4.4 Temperature Reporting	
4.5 Power Consumption Reporting	
4.6 Pluggable Module Status Reporting	
4.7 Firmware Inventory and Update	
4.7.1 Secure Firmware	
4.7.2 Firmware Inventory	
4.7.3 Firmware Inventory and Update in Multi-Host Environments	
4.8 NC-SI Package Addressing and Hardware Arbitration Requirements	
4.8.1 NC-SI over RBT Package Addressing	
4.8.2 Arbitration Ring Connections	
4.9 SMBus 2.0 Addressing Requirements	
4.9.1 SMBus Address Map	
4.10 FRU EEPROM	
4.10.1 FRU EEPROM Address, Size and Availability	
4.10.2 FRU EEPROM Content Requirements	
Data Network Requirements	<u>100</u> 102

5



	5.1	Network Boot	100 <del>102</del>
6		ng Guidelines and Signal Integrity Considerations	
	6.1	NC-SI Over RBT	101 <del>103</del>
	6.2	PCIe	<u>101</u> <del>103</del>
7	Therr	nal and Environmental	<u>102</u> 104
	7.1	Environmental Requirements	<u>102</u> 104
		1.1 Thermal Simulation Boundary Example	
		Shock & Vibration	
	<mark>7.3</mark>	Regulatory	<u>102</u> 104
8	Revis	ion History	104106

Rev <u>0.570.5</u>

# List of Figures

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports	9
Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM	10
Figure 3: Small and Large Card Form-Factors (not to scale)	12
Figure 4: Example Small Card Form Factor	17
Figure 5: Example Large Card Form Factor	18
Figure 6: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards	18
Figure 7: Primary Connector (4C + OCP Bay) Only (Large) Add-in Cards	18
Figure 8: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards	19
Figure 9: Small Card Standard I/O Bracket	20
Figure 10: Small Card Customized bracket for RJ-45 Connector	20
Figure 11: Small Card 3D Bracket Assembly (Standalone)	20
Figure 12: Small Card 3D Bracket Assembly (Installed on Add-in Card)	20
Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)	21
Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)	21
Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left) Left)	22
Figure 16: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)	22
Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	22
Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	23
Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)	23
Figure 20: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	
Figure 21: Baseboard and Rail Assembly Drawing for Small Cards	24
Figure 22: Large Card Standard I/O Bracket	25
Figure 23: Large Card Customized bracket for RJ-45 Connector	
Figure 24: Large Card 3D Bracket Assembly (Standalone)	25
Figure 25: Large Card 3D Bracket Assembly (Installed on Add-in Card)	25
Figure 26: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)	25
Figure 27: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)	25
Figure 28: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left) Left)	26
Figure 29: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right) Right	26
Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	26
Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	26
Figure 32: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)	26
Figure 33: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	26
Figure 34: Baseboard and Rail Assembly Drawing for Large Card	
Figure 35: LED Ordering – Example Small Card Link/Activity and Speed LED Placement	28
Figure 36: Small Form Factor Keep Out Zone – Top View	30
Figure 37: Small Form Factor Keep Out Zone – Bottom View	31
Figure 38: Small Form Factor Keep Out Zone – Side View	31
Figure 39: Large Form Factor Keep Out Zone – Top View	
Figure 40: Large Form Factor Keep Out Zone – Bottom View	
Figure 41: Large Form Factor Keep Out Zone – Side View	33
Figure 42: Small Card Bottom Side Insulator (Top and 3/4 View)	34
Figure 43: Small Card Bottom Side Insulator (Side View)	34
Figure 44: Large Card Bottom Side Insulator (Top and 3/4 View)	
Figure 45: Large Card Bottom Side Insulator (Side View)	
Figure 46: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)	
Figure 47: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)	
Figure 48: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)	
Figure 49: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)	
Figure 50: 168-pin Base Board Primary Connector – Right Angle	
Figure 51: 140-pin Base Board Secondary Connector – Right Angle	
Figure 52: Add-in Card and Host Offset for Right Angle Connectors	
Figure 53: 168-pin Base Board Primary Connector – Straddle Mount	
Figure 54: 140-pin Base Board Secondary Connector – Straddle Mount	42
Figure 55: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors	
Figure 56: 0mm Offset (Coplanar) for 0.062" Thick Baseboards	
Figure 57: 0.3mm Offset for 0.076" Thick Baseboards	44



Figure 58: Primary and Secondary Connector Locations for Large Card Support with Right Angle Connectors	44
Figure 59: Primary and Secondary Connector Locations for Large Card Support with Straddle Mount Connectors	44
Figure 60: PCIe Present and Bifurcation Control Pins	52
Figure 61: Example SMBus Connections	54
Figure 62: Example Power Supply Topology	55
Figure 63: NC-SI Over RBT Connection Example – Single Primary Connector	61
Figure 64: NC-SI Over RBT Connection Example – Dual Primary Connector	62
Figure 65: Scan Bus Connection Example	67
Figure 66: PCIe Bifurcation Pin Connections Support	
Figure 67: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)	<u>73</u> 74
Figure 68: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)	<u>74</u> 75
Figure 69: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)	<u>75</u> 76
Figure 70: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)	<u>76</u> 77
Figure 71: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)	<u>77</u> 78
Figure 72: PCle Interface Connections for 1 x16 and 2 x8 Add-in Cards	78 <del>79</del>
Figure 73: PCIe Interface Connections for a 4 x4 Add-in Card	79 <del>80</del>
Figure 74: Baseboard Power States	<u>89</u> 91
Figure 75: Power Sequencing	

Rev <u>0.57<del>0.5</del></u>

# List of Tables

Table 1: Acknowledgements – By Company	11
Table 2: OCP 3.0 Form Factor Dimensions	
Table 3: Baseboard to OCP NIC Form factor Compatibility Chart	
Table 4: OCP NIC 3.0 Card Definitions	
Table 5: Mechanical BOM for the Small Card Bracket	
Table 6: Mechanical BOM for the Large Card Bracket	
Table 7: OCP 3.0 Line Side I/O Implementations	
Table 8: Add-in Card LED Configuration with Two Physical LEDs per Port	
Table 9: Baseboard LED Configurations with Two Physical LEDs per Port	
Table 10: Contact Mating Positions for the Primary and Secondary Connectors	
Table 11: Right Angle Connector Options	
Table 12: Straddle Mount Connector Options	
Table 13: Primary Connector Pin Definition (x16) (4C + OCP Bay)	
Table 14: Secondary Connector Pin Definition (x16) (4C)	
Table 15: Pin Descriptions – PCle 1	
Table 16: Pin Descriptions – PCle Present and Bifurcation Control Pins	
Table 17: Pin Descriptions – SMBus	
Table 18: Pin Descriptions – Power	
Table 19: Pin Descriptions – Miscellaneous 1	
Table 20: Pin Descriptions – PCle 2	
Table 21: Pin Descriptions – NC-SI Over RBT	
Table 22: Pin Descriptions – Scan Chain	
Table 23: Pin Descriptions – Scan Chain DATA OUT Bit Definition	
Table 24: Pin Descriptions – Scan Bus DATA IN Bit Definition	
Table 25: Pin Descriptions – Miscellaneous 2	
Table 26: PCle Bifurcation Decoder for x16 and x8 Card Widths	
Table 27: PCIe Clock Associations	
Table 28: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)	_
Table 29: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)	
Table 30: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)	
Table 31: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)	
Table 32: Bifurcation for Single Host, Four Sockets and Four Upstream Links (BIF[2:0]#=0b010)	
Table 33: Bifurcation for Single Host, Four Sockets and Four Upstream Links – First 8 PCIe Lanes (BIF[2:0]#=0b011)	
Table 34: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)	
Table 35: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)	
Table 36: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links – First 8 lanes (BIF[2:0]#=0b111)	
Table 37: Power States	_
Table 38: Baseboard Power Supply Rail Requirements – Slot Power Envelopes	
Table 39: Power Sequencing Parameters	
Table 40: Sideband Management Interface and Transport Requirements	
Table 41: NC-SI Traffic Requirements	
Table 42: MC MAC Address Provisioning Requirements	
Table 43: Temperature Reporting Requirements	_
Table 44: Power Consumption Reporting Requirements	
Table 45: Pluggable Module Status Reporting Requirements	
Table 46: Firmware Update Requirements	
Table 47: SMBus Address Map	
Table 48: FRU EEPROM Record – OEM Record 0xC0, Offset 0x00	_
Table 49: FRU EEPROM Record – OEM Record 0xC0, Offset 0x01	_
Table 50: FRU EEPROM Record – OEM Record 0xC0, Offset 0x02	
Table 51: FRU EEPROM Record – OEM Record 0xC0, Offset 0x03	_
Table 52: FRU EEPROM Record – OEM Record 0xC0. Offset 0x04	



#### 1 Overview

#### 1.1 License

As of July 26, 2016, the following persons or entities have made this Specification available under the Open Compute Project Hardware License (Permissive) Version 1.0 (OCPHL-P)

• OCP NIC Subgroup

An electronic copy of the OCPHL-P is available at:

http://www.opencompute.org/assets/download/01-Contribution-Licenses/OCPHL-Permissive-v1.0.pdf

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The Specification implementer and user assume the entire risk as to implementing or otherwise using the Specification. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

### 1.2 Background

The OCP NIC 3.0 specification is a follow-on to the OCP 2.0 form-factor for PCle add-in cards. The OCP NIC 3.0 specification supports two basic card sizes: Small Card, and Large Card. The Small Card allows for up to 16 PCle lanes on the card edge while a Large Card supports up to 32 PCle lanes. Compared to the OCP Mezz Card 2.0 Design Specification, the updated specification provides a broader solution space for NIC and system vendors to support the following use case scenarios:

- NICs with a higher TDP
- Support up to 80W of power delivery to a single connector (Small) card; and 150W to a dual connector (Large) card
- Support up to PCle Gen5 on the system and add-in card
- Support for up to 32 lanes of PCIe per add-in card
- Support for single host, multi-root complex and multi-host environments
- Support a greater board area for more complex add-in card designs
- Support for Smart NIC implementations with on-board DRAM and accelerators
- Simplification of FRU installation and removal while reducing overall down time

A representative Small Card OCP 3.0 NIC mezzanine card is shown in Figure 1 and a representative Large Card is shown in Figure 2.

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports







Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM



In order to achieve the features outlined in this specification, OCP 3.0 compliant cards are not backwards compatible to OCP Mezz 2.0 cards.

This specification is created under OCP Server workgroup – OCP NIC subgroup. An electronic copy of this specification can be found on the Open Compute Project website:

http://www.opencompute.org/wiki/Server/Mezz#Specifications and Designs

Rev <u>0.570.56</u>

## 1.3 Acknowledgements

The OCP NIC Subgroup would like to acknowledge the following member companies for their contributions to the OCP NIC 3.0 specification:  $\frac{1}{2} \frac{1}{2} \frac{1$ 

## Table 1: Acknowledgements – By Company

Amphenol <u>ICC / TCS</u> Intel Corporation

Broadcom Lenovo
Dell Mellanox
Facebook Netronome

Hewlett Packard Enterprise TE



#### 1.4 Overview

#### 1.4.1 Mechanical Form factor overview

The OCP NIC 3.0 specification defines a third generation mechanical form factor that allows for interoperability between compliant baseboards and add-in cards.

OCP NIC 3.0 cards have two form factors – Small and Large. These cards are shown in Figure 3 below. The components shown in the figures are for illustrative purposes. The Small form factor card has one connector (Primary connector) on baseboard. The Large form factor card has one or two connectors (Primary Connector only and both the Primary and Secondary Connectors) on the baseboard.

Both the Primary and Secondary connectors are defined in and compliant to SFF-TA-1002. On the add-in card side, the card edge is implemented with gold fingers. The small card gold finger area only occupies the Primary Connector area for up to 16 PCIe lanes. The large card gold finger area may occupy both the Primary and Secondary connectors for up to 32 PCIe lanes, or optionally just the Primary connector for up to 16 PCIe lane implementations. The gold finger design follows SFF-TA-1002 as well.

Primary Connector
4C + OCP NIC bay

NIC bay

NIC bay

Network I/O

Net

Figure 3: Small and Large Card Form-Factors (not to scale)

The two form factor dimensions are shown in Table 2.

Table 2: OCP 3.0 Form Factor Dimensions

Form	Width	Depth	Primary	Secondary	Typical Use Case
Factor			Connector	Connector	
Small	W1 = 76	L = 115	4C + OCP	N/A	Low profile and NIC with a
	mm	mm	sideband		similar profile as an OCP NIC
			168 pins		2.0 add-in card; up to 16 PCle
					lanes.
Large	W2 = 139	L = 115	4C + OCP	4C	Larger PCB width to support
	mm	mm	sideband	140 pins	additional NICs; up to 32 PCIe
			168 pins		lanes.

The OCP NIC 3.0 design allows downward compatibility between the two card sizes. Table 3 shows the compatibility between the baseboard and NIC combinations. A small size baseboard slot may only accept a small sized NIC. A Large size baseboard slot may accept a small or large sized NIC.

Table 3: Baseboard to OCP NIC Form factor Compatibility Chart

Baseboard	NIC Size / Supported PCIe Width			
Slot Size	Small	Large		
Small	Up to 16 PCIe lanes	Not Supported		
Large	Up to 16 PCIe lanes	Up to 32 PCIe lanes		

There are two baseboard connector options available for system designers: straddle mount and right angle (RA). The straddle mount connector option allows the OCP NIC and baseboard to exist in a coplaner position. To achieve this, a cutout exists on the baseboard and is defined in this specification. Alternatively, the right angle option allows the OCP NIC to be installed on top of the baseboard. A baseboard cutout is not required for the right angle connector. The right angle option allows the baseboard to use this area for additional routing or backside component placement. The straddle mount and right angle connectors are shown in Section 3.2.

For both the baseboard and OCP card, this specification defines the component and routing keep out areas. Refer to Section 2.5 for details.

Both the straddle mount and right angle implementations shall accept the same OCP add-in card and shall be supported in the baseboard chassis regardless of the baseboard connector selection (right angle or straddle mount) so long as the baseboard slot side and add-in card sizes are a supported combination as shown in Table 3.

This specification defines the form factor at the add-in card level, including the front panel, latching mechanism and card guide features.

More details about the card form-factor is shown in Section 2.



#### 1.4.2 Electrical overview

This specification defines the electrical interface between baseboard and the add-in card. The electrical interface is implemented with a right angle or straddle mount connector on baseboard and gold finger on the add-in card. As previously noted in the mechanical overview, each card may implement a Primary Connector or Primary + Secondary Connector. Cards using only the Primary connector are suitable for both the Small and Large form-factors and may support up to 16 lanes of PCIe. The Secondary connector, when used in conjunction with the Primary connector, allows Large form-factor implementations and may support up to 32 lanes of PCIe.

#### 1.4.2.1 Primary Connector

The Primary connector provides all OCP specific management functions as well as up to 16 lanes of PCIe between the OCP NIC and the system motherboard.

#### Management Function Overview (OCP Bay):

- DSP0222 1.1 compliant Network Controller Sideband Interface (NC-SI) RMII Based Transport (RBT)
   Physical Interface
- · Power management and status reporting
  - o Power disable
  - State change control
- SMBus 2.0
- Control / status serial bus
  - NIC-to-Host status
    - Port LED Link/Activity
    - Environmental Indicators
  - Host-to-NIC configuration Information
- Multi-host PCIe support signals (2x PCIe resets, 2x reference clocks)
  - The OCP bay provides PERST2#, PERST3#, REFCLK2 and REFCLK3. This enables support for up
    to four hosts when used in conjunction with PERST0#, PERST1#, REFCLK0 and REFCLK1 in the
    Primary 4C region.
- PCIe Wake signal

See Section 03.5 for a complete list of pin and function descriptions for the OCP Bay portion of the primary connector.

#### PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
  - Up to PCle Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
  - o 2x PCle Resets
  - o Link Bifurcation Control
  - o Card power disable/enable
- Power

Rev <u>0.570.56</u>

- o 12V /12V AUX
- o 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.

### 1.4.2.2 Secondary Connector

The secondary connector provides an additional 16 lanes of PCIe and their respective control signals.

#### PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
  - o Up to PCIe Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
  - o 2x PCIe Resets
  - o Link Bifurcation Control
  - o Card power disable/enable
- Power
  - o 12V /12V AUX
- 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.



#### 1.5 References

- DMTF Standard. DSP0222, Network Controller Sideband Interface (NC-SI) Specification. Distributed Management Task Force, Rev 1.1.0, September 23<sup>rd</sup>, 2015.
- DMTF Standard. *DSP0222, Network Controller Sideband Interface (NC-SI) Specification.* Distributed Management Task Force, Rev 1.2.0, Work-in-progress.
- EDSFF. Enterprise and Datacenter SSD Form Factor Connector Specification. Enterprise and Datacenter SSD Form Factor Working Group, Rev 0.9 (draft), August 2<sup>nd</sup> 2017.
- IPMI Platform Management FRU Information Storage Definition, v1.2, February 28<sup>th</sup>, 2013.
- National Institute of Standards and Technology (NIST). Special Publication 800-147, BIOS Protection Guidelines, April 2011.
- NXP Semiconductors. I<sup>2</sup>C-bus specification and user manual. NXP Semiconductors, Rev 6, April 4<sup>th</sup>, 2014.
- Open Compute Project. OCP NIC Subgroup. Online. http://www.opencompute.org/wiki/Server/Mezz
- PCIe Base Specification. PCI Express Base Specification, Revision 4.0 (draft).
- PCIe CEM Specification. PCI Express Card Electromechanical Specification, Revision 4.0 (draft).
- SMBus Management Interface Forum. System Management Bus (SMBus) Specification. System Management Interface Forum, Inc, Version 2.0, August 3<sup>rd</sup>, 2000.
- SNIA. SFF-TA-1002, Specification for Protocol Agnostic Multi-Lane High Speed Connector. SNIA SFF TWG Technology Affiliate, Rev 1.0, December 12<sup>th</sup>, 2017.

#### 2 Card Form Factor

## 2.1 Form Factor Options

OCP3.0 provides two fundamental form factor options: a small card (76mm x 115mm) and a large card (139mm x 115mm).

These form factors support a Primary Connector and optionally, a Secondary Connector. The Primary Connector is defined to be a SFF-TA-1002 compliant 4C connector plus a 28-pin bay for OCP 3.0 specific pins. The Secondary Connector is the 4C connector as defined in SFF-TA-1002. The 4C specification supports up to 32 differential pairs for a x16 PCle connection per connector. For host platforms, the 28-pin OCP bay is required for the Primary connector. This is also mandatory for add-in cards.

The small card uses the Primary 4C connector to provide up to a x16 PCle interface to the host. The additional 28-pin OCP bay carries sideband management interfaces as well as OCP NIC 3.0 specific control signals for multi-host PCle support. The small size card provides sufficient faceplate area to accommodate up to 2x QSFP modules, 4x SFP modules, or 4x RJ-45 for BASE-T operation. The small card form factor supports up to 80W of delivered power to the card edge.





Figure 4: Example Small Card Form Factor

The large card uses the Primary 4C + OCP bay connector to provide the same functionality as the small card along with an additional Secondary 4C connector to provide up to a x32 PCIe interface. The large card may utilize both the Primary and Secondary connectors, or just the Primary connector for lower PCIe lane count applications. Table 4 summarizes the large card permutations. The large size card supports higher power envelopes and provides additional board area for more complex designs. The large card form factor supports up to 150W of delivered power to the card edge across the two connectors.



Figure 5: Example Large Card Form Factor



For large cards, implementations may use both the Primary and Secondary Connector (as shown in Figure 6), or may use the Primary Connector only (as shown in Figure 7) for the card edge gold fingers.

Figure 6: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards





Figure 7: Primary Connector (4C + OCP Bay) Only (Large) Add-in Cards




For both form-factors, an add-in card may optionally implement a subset of pins to support up to a x8 PCIe connection. This is implemented using a 2C card edge per SFF-TA-1002. The Primary Connector may

Rev <u>0.570.56</u>

support a 2C sized add-in card along with the 28 pin OCP bay. The following diagram from the SFF-TA-1002 specification illustrates the supported host Primary and Secondary Connectors and add-in card configurations.

Figure 8: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards



## Table 4

Table 4 summarizes the supported card form factors. Small form factors cards support the Primary Connector and up to 16 PCIe lanes. Large form factor cards support implementations with both the Primary and Secondary Connectors and up to 32 PCIe lanes, or a Primary Connector only implementation with up to 16 PCIe lanes.

Table 4: OCP NIC 3.0 Card Definitions

Add in Card Size and	Secondary Connector		Prir	nary Connector	
max PCIe Lane Count	4C Connector, x16 PCle		4C Connect	or, x16 PCle	OCP Bay
Small (x8)				2C	OCP Bay
Small (x16)			4C		OCP Bay
Large (x8)			2C		OCP Bay
Large (x16)			4C		OCP Bay
Large (x24)		2C	4C		OCP Bay
Large (x32)	4C		4	С	OCP Bay




### 2.2 I/O bracket

The following section defines the standard I/O bracket and standard chassis opening required for both the Small and Large form-factor cards.

#### 2.2.1 Small Form Factor Add-in Card I/O Bracket

Figure 9 defines the standard Small Card form factor I/O bracket.

Figure 9: Small Card Standard I/O Bracket



Note: The add-in card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 10 shows an implementation example.

Figure 10: Small Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 11 shows the standalone bracket assembly and Figure 12 shows the bracket assembly on the add-in card.

Figure 11: Small Card 3D Bracket Assembly (Standalone)

<mark>TBD</mark>

Figure 12: Small Card 3D Bracket Assembly (Installed on Add-in Card)

<mark>TBD</mark>

Rev <u>0.57<del>0.56</del></u>

In addition to the sheet metal, Table 5 lists the additional hardware components used for the Small Card bracket assembly.

Table 5: Mechanical BOM for the Small Card Bracket

Item description	Supplier Part Number
Top and bottom EMI fingers	TF187VE32F11
Screw / Rivet (part of bracket assy)?	TBD TBD
Side EMI Finger	TBD TBD
Thumb screw	TBD
Pull Tab	TBD TBD
Latch	TBD
Screw (attaching Bracket & NIC)	TBD
SMT Nut (on NIC)	TBD

#### 2.2.2 Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor add-in card.

Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)




Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)







Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)



Figure 16: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)



## 2.2.3 Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor baseboard chassis.

Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)

Rev <u>0.570.56</u>




Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)




Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)







Figure 20: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)



On the baseboard side, the following mechanical dimensions shall be met to support a small form factor add-in card:

Figure 21: Baseboard and Rail Assembly Drawing for Small Cards TBD; need 3D baseboard and rail assembly drawing.

## 2.2.4 Large Form Factor Add-in Card I/O Bracket

TBD. Definition is in progress. All drawings from the Small Form-Factor implementation need to be replicated for the Large form-factor.

Figure 22 defines the standard Large Card form factor I/O bracket.

Figure 22: Large Card Standard I/O Bracket

TBD

Note: The add-in card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 23 shows an implementation example.

### Figure 23: Large Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 24 shows the standalone bracket assembly and Figure 25 shows the bracket assembly on the add-in card.

Figure 24: Large Card 3D Bracket Assembly (Standalone)

TBE

Figure 25: Large Card 3D Bracket Assembly (Installed on Add-in Card)

TBC

In addition to the sheet metal, Table 6Table 5 lists the additional hardware components used for the Small Card bracket assembly.

Table 6: Mechanical BOM for the Large Card Bracket

Item description	Supplier Part Number
Top and bottom EMI fingers	TBD TBD
Screw / Rivet (part of bracket assy)?	TBD TBD
Side EMI Finger	TBD TBD
Thumb screw	TBD TBD
Pull Tab	TBD TBD
Latch	TBD TBD
Screw (attaching Bracket & NIC)	TBD TBD
SMT Nut (on NIC)	TBD TBD

## 2.2.5 Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor add-in card.

Figure 26: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)

TBE

Figure 27: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)

<mark>TBD</mark>



Figure 28: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)

TBD

Figure 29: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)

### 2.2.6 Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor baseboard chassis.

Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)

TBD

Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)

TBD

Figure 32: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)

**TBD** 

Figure 33: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)

**TBD** 

On the baseboard side, the following mechanical dimensions shall be met to support a large form factor add-in card:

Figure 34: Baseboard and Rail Assembly Drawing for Large Card

TBD; need 3D baseboard and rail assembly drawing for large card.

### 2.3 Line Side I/O Implementations

At the time of this writing, the Small and Large form-factor implementations have been optimized to support the following standard line side I/O implementations:

Table 7: OCP 3.0 Line Side I/O Implementations

Form Factor	Max Topology Connector Count	
Small	2x QSFP28	
Small	4x SFP28	
Small	4x RJ-45	
Large	2x QSFP28	
Large	4x SFP28	
Large	4x RJ-45	

Additional combinations are permissible as I/O form-factor technologies and thermal capabilities evolve.

### 2.4 LED Implementations

LEDs shall be implemented on the OCP NIC 3.0 I/O bracket when there is sufficient space for local indication. LEDs may <u>also</u> be implemented on the card Scan Chain (as defined in Section 3.5.3) for remote link/activity indication on the baseboard. These two cases are described below. In both cases, the actual link rate may be directly queried through the management interface.

#### 2.4.1 Add-in Card LED Configuration

For low I/O count small form-factor cards without built in light pipes (such as 1x QSFP28, 2x SFP28, or 2x RJ-45), or a large form-factor OCP 3.0 NIC, where additional I/O bracket area is available, the card shall implement on-board link/activity indications in place of the Scan Chain LED stream. The recommended local (on-card) LED implementation uses two physical LEDs (a discrete Link/Activity LED and a bi-colored Speed A/Speed B LED). Table 8 describes the add-in card LED implementations.

Table 8: Add-in Card LED Configuration with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		This LED shall be used to indicate link and link activity.  When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.  The Link/Activity LED shall be located on the left hand side or located on the top for each port when the add-in card is viewed in the
		horizontal plane.
Speed	Green	Active low. Bicolor multifunction LED.
	Amber	



Off	The LED is Green when the port is linked at its maximum speed.
	The LED is Amber when the port is linked at it second highest speed. The LED is off when the device is linked at a speed lower than the second highest capable speed, or no link is present.
	The Amber Speed LED indicator may be used for port identification through vendor specific link diagnostic software.
	The bicolor speed LED shall be located on the right hand side or located on the bottom for each port when the add-in card is viewed in the horizontal plane.

### 2.4.2 Add-in Card LED Ordering


For all add-in card use cases, each port shall implement the green Link/Activity LED and a bicolor green/amber speed A/B LED. For all baseboards, each port shall implement the green Link/Activity LED and a green speed A LED.

For horizontal LED positions, the Link/Activity LED shall be located on the left side for each port and the speed LED shall be located on the right side for each port.

For vertical LED positions, the Link/Activity LED shall be located on top and the speed LED shall be located on the bottom.

The placement of the LEDs on the faceplate may be left up to the discretion of the add-in card and baseboard designers. The LED port association shall be clearly labeled on the add-in card and on the baseboard.

Figure 35: LED Ordering – Example Small Card Link/Activity and Speed LED Placement



Rev <u>0.570.56</u>

#### 2.4.3 Baseboard LEDs Configuration Over the Scan Chain

A small form-factor OCP NIC 3.0 with a fully populated I/O bracket (2x QSFP28, 4x SFP28 or 4x RJ-45) does not have has insufficient space for discrete on-board (faceplate) LED indicators. In this case, the line side link and activity LED indicators are implemented on the baseboard system via the Scan Chain. The Scan Chain bit stream is defined in Section 3.5.3.

The baseboard LED implementation uses two discrete LEDs (Link/Activity and Speed indication). Table 9 describes the baseboard LED configuration for baseboard implementations.

The LED implementation is required for all add-in cards. The LED implementation is optional for baseboards.

Table 9: Baseboard LED Configurations with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		This LED shall be used to indicate link and link activity.
		When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.
		The baseboard Link/Activity LED location is not mandated in this specification and will be defined by the system vendor.
Speed	Green	Active low. Multifunction LED.
	Off	The LED is Green when the port is linked at its maximum speed.  The LED is off when the device is linked at a speed lower than the highest capable speed, or no link is present.
		The baseboard speed LED location is not mandated in this
		specification and will be defined by the system vendor.
		Note: The baseboard speed LED is only defined to be a single color due to the scan chain bit definition. For dual color indication, the baseboard may obtain this information through the NIC Management Interface.

At the time of this writing, the Scan Chain definition allows for up to one link/activity and one speed LED per port. A total of up to 8 ports are supported in the Scan Chain. The bit stream defines the LEDs to be active low (on). The Scan Chain LED implementation allows the NIC LED indicators to be remotely located on the OCP 3.0 compliant chassis (e.g. front LED indicators with rear I/O cards).

Commented [JN1]: Double check if dual QSFP has room for LED?

2x QSFP shall be smaller than 4x SFP+ and the extra space could

2x QSFP shall be smaller than 4x SFP+ and the extra space could be used for LED implementation

Commented TN2R1]: Dual QSFP designs on the small formfactor do not have sufficient space for on-NIC LEDs. No action. Text okay as-is.

**Commented [JN3]:** 1.For current define, it is not bi-color 2.However, it makes sense to use bi-color to have same amount of feature as on-NIC-LED.

Commented [TN4R3]: As currently defined, the scan chain only provides a single bit to communicate speed, and a single bit to communicate link/activity. Baseboard implementers that wish to use more than one LED need to query the speed via management instead of the scan chain.



## 2.5 Mechanical Keepout Zones

## 2.5.1 Baseboard Keep Out Zones – Small Card Form Factor


TBD – Need keepout drawings and envelopes for small / large size baseboard including primary/secondary/rail keepouts/cutout for straddle mount/keepout for right angle.

## 2.5.2 Baseboard Keep Out Zones – Large Card Form Factor

TBD. – need input from mechanical engineering

## 2.5.3 Small Card Form Factor Keep Out Zones

Figure 36: Small Form Factor Keep Out Zone – Top View



Rev <u>0.57</u>0.56

Figure 37: Small Form Factor Keep Out Zone – Bottom View





Figure 38: Small Form Factor Keep Out Zone – Side View





## 2.5.4 Large Card Form Factor Keep Out Zones

CONNECTOR FROMER EDGE

| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNECTOR FROMER EDGE
| CONNE

Figure 39: Large Form Factor Keep Out Zone – Top View

Rev <u>0.570.56</u>

Figure 40: Large Form Factor Keep Out Zone – Bottom View





Figure 41: Large Form Factor Keep Out Zone – Side View





## 2.6 Insulation Requirements

All cards shall implement an insulator to prevent the bottom side card components from shorting out to the baseboard chassis. The recommended insulator thickness is 0.25mm and shall reside within the following mechanical envelope for the Small and Large size cards.

## 2.6.1 Small Card Insulator

Figure 42: Small Card Bottom Side Insulator (Top and 3/4 View)





Figure 43: Small Card Bottom Side Insulator (Side View)



### 2.6.2 Large Card Insulator

Figure 44: Large Card Bottom Side Insulator (Top and 3/4 View)





Figure 45: Large Card Bottom Side Insulator (Side View)





## 2.7 Labeling Requirements

**TBD** 

Editor's note [TN 20171214]: Consider the following label attributes:

- Label attributes are human (e.g. ASCII) and machine readable (e.g. barcode)
- Add-in card MAC address shall be visible (used MAC address range, or base value)
- Board serial number

## 2.8 NIC Implementation Examples

<mark>TBD</mark>

## 2.9 Non-NIC Use Cases

"PCIe interface with extra management sideband"

2.9.1 PCIe Retimer card

<mark>TBD</mark>

2.9.2 Accelerator card

**TBD** 

2.9.3 Storage HBA / RAID card

<mark>TBD</mark>

# 3 Card Edge and Baseboard Connector Interface

#### 3.1 Gold Finger Requirements

The OCP NIC 3.0 add-in cards are compliant to the SFF-TA-1002 specification with respect to the gold fingers and connectors.

Small Size cards fit in the Primary Connector. Primary Connector compliant cards are 76mm x 115mm and may implement the full 168-pins. The Primary Connector cards may optionally implement a subset of gold finger pins if there is a reduced PCIe width requirement (such as 1 x8 and below). In this case, the card edge gold finger may implement a 2C design. The overall board thickness is 1.57mm. The gold finger dimensions for the Primary Connector compliant cards are shown below.

Large Size Cards support up to a x32 PCIe implementation and may use both the Primary and Secondary connectors. Large Size Cards may implement a reduced PCIe lane count and optionally implement only the Primary Connector 4C, or 2C plus OCP bay.

Note: The "B" pins on the connector are associated with the top side of the add-in card. The "A" pins on the connector are associated with the bottom side of the add-in card.

Figure 46: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)




Figure 47: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)






Figure 48: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)





Figure 49: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)



#### 3.1.1 Gold Finger Mating Sequence

Per the SFF-TA-1002 specification, the Primary and Secondary connectors are protocol agnostic and are optimized for high speed differential pairs. For use in the OCP NIC 3.0 application, some pin locations are used for single ended control nets or power and would benefit from a shorter pin length for staggering. As such, the recommended add-in card gold finger staging is shown in Table 10 for a two stage, first-mate, last-break functionality. The host connectors have a single stage mating and do not implement different pin lengths.

The AIC Plug (Free) side refers to the add-in card gold fingers; the receptacle (Fixed) side refers to the physical connector on the host platform. This table is based on the SFF-TA-1002 Table A-1 with modifications for OCP NIC 3.0. Refer to the mechanical drawings for pin the first-mate and second-mate lengths.




Table 10: Contact Mating Positions for the Primary and Secondary Connectors

Rev <u>0.57</u>0.56 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45 B46 B47 B48 B49 B50 B51 B52 B53 B54 B55 B56 B60 B61 B62 B63 B64 B65 B66 B67 B68 B69 B70



# 3.2 Baseboard Connector Requirements

The OCP NIC 3.0 connectors are compliant to the "4C connector" as defined in the SFF-TA-1002 specification for a right angle or straddle mount form-factor. The 4C connector is 140-pins in width and includes support for up to 32 differential pairs to support a x16 PCle connection. The connector also provides 6 pins of 12V for payload power. This implementation is common between both the Primary and Secondary Connectors. In addition, the Primary Connector has a 28-pin OCP Bay to the right of pin 1. These pins are used for management and support for up to a 4 x2 and 4 x4 multi-host configuration on the Primary Connector. The Primary and Secondary Connector drawings are shown below.

All diagram units are in mm unless otherwise noted.


# 3.2.1 Right Angle Connector

The following offset and height options are available for the right angle Primary and Secondary Connectors.

Table 11: Right Angle Connector Options

Name	Pins	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C + OCP	168 pins	Right Angle	4mm
Secondary Connector – 4C	140 pins	Right Angle	4mm

Figure 50: 168-pin Base Board Primary Connector – Right Angle



Rev <u>0.570.56</u>

Figure 51: 140-pin Base Board Secondary Connector – Right Angle



# 3.2.2 Right Angle Offset

The OCP NIC 3.0 right angle connectors have a 4.0mm offset from the baseboard (pending SI simulation results). This is shown in Figure 52.

Figure 52: Add-in Card and Host Offset for Right Angle Connectors



### 3.2.3 Straddle Mount Connector

The following offset and height options are available for the straddle mount Primary and Secondary Connectors.

Table 12: Straddle Mount Connector Options

Name	Pins	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.076"	-0.3mm
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.093"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.076"	-0.3mm
Secondary Connector – 4C	140 pins	Straddle Mount for 0.093"	Coplanar (0mm)



Figure 53: 168-pin Base Board Primary Connector – Straddle Mount






Figure 54: 140-pin Base Board Secondary Connector – Straddle Mount



#### 3.2.4 Straddle Mount Offset and PCB Thickness Options

The OCP NIC 3.0 straddle mount connectors have four PCB thicknesses they can accept. The available options are shown in Figure 55. The thicknesses are 0.062'', 0.076'', 0.093'', and 0.105''. These PCBs must be controlled to a thickness of  $\pm 8\%$ . These are available for both the Primary and Secondary connector locations. At the time of this writing, the most commonly used part is expected to be the 0.076'' host board thickness.

Figure 55: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors



The connectors are capable of being used coplanar as shown in Figure 56. Additionally, the connectors are also capable of having a 0.3mm offset from the centerline of the host board as shown in Figure 57.

Figure 56: 0mm Offset (Coplanar) for 0.062" Thick Baseboards







Figure 57: 0.3mm Offset for 0.076" Thick Baseboards



#### 3.2.5 Large Card Connector Locations

In order to the support the large form factor, systems must locate the Primary and Secondary Connectors per the mechanical drawing shown in Figure 58 and Figure 59.

Figure 58: Primary and Secondary Connector Locations for Large Card Support For with Right Angle Connectors




Figure 59: Primary and Secondary Connector Locations for Large Card Support For with Straddle Mount Connectors



#### 3.3 Pin definition

The pin definitions of an OCP NIC 3.0 card with up to a x32 PCIe interface are shown in Table 13 and Table 14. All signal directions are shown from the perspective of the baseboard.

A baseboard system may provide a combination of Primary Connectors only, or Primary and Secondary Connectors to support multiple sizes of add-in cards. Both connectors share common functionality with power, SMBus 2.0, x16 PCIe and bifurcation control. The Primary Connector has an additional OCP Bay (pins OCP\_A[1:14], OCP\_B[1:14]) with additional REFCLKs for supporting up to four PCIe hosts, NC-SI connectivity and a Scan Chain for information exchange between the host and card. The NIC is required

Rev <u>0.570.56</u>

to implement the Scan Chain, while the baseboard may choose to optionally implement it. Depending on the baseboard form-factor, multiple OCP NIC 3.0 compliant cards may be designed into the system.

The pins common to the Primary and Secondary Connectors are shown in Section 3.4. The OCP Bay pins on the Primary Connector only are shown in Section 03.5.

Cards or systems that do not require the use of a PCIe x16 connection may optionally implement a subset electrical connections as applicable to the design. For example, a x8 (or smaller) card using the first 8 PCIe lanes that is compliant with the Primary Connector pinout. Refer to Sections 3.1 and 3.2 for mechanical details. For these cases, the Primary Connector matches the 2C dimensions as defined in SFF-TA-1002.

In all cases, the physical baseboard connectors shall support x16 PCIe widths and must be implemented with the Primary (4C + OCP Bay) and Secondary (4C) connectors.

Table 13: Primary Connector Pin Definition (x16) (4C + OCP Bay)

	Side B	Side A	oci bayı	1	
OCP B1	NIC PWR GOOD	PERST2#	OCP A1	_	_
OCP B2	PWRBRK#	PERST3#	OCP A2	Ť	ı ğ
OCP B3	LD#	WAKE#	OCP A3	ar	a a
OCP B4	DATA IN	RBT ARB IN	OCP A4	Primary Connector (x16, 168-pin add-in card with OCP Bay)	Primary Connector (x8, 112-pin add-in card with OCP bay)
OCP_B5	DATA_OUT	RBT_ARB_OUT	OCP_A5	ğ	ğ
OCP_B6	CLK	GND	OCP_A6	ect	ect
OCP_B7	SLOT_ID	RBT_TX_EN	OCP_A7	Ŷ	o o
OCP_B8	RBT_RXD1	RBT_TXD1	OCP_A8	<u>X</u>	(X)
OCP_B9	RBT_RXD0	RBT_TXD0	OCP_A9	5, 1	11
OCP_B10	GND	GND	OCP_A10	68-	2-p
OCP_B11	REFCLKn2	REFCLKn3	OCP_A11	Ď.	5
OCP_B12	REFCLKp2	REFCLKp3	OCP_A12	ad	bbe
OCP_B13	GND	GND	OCP_A13		方
OCP_B14	RBT_CRS_DV	RBT_CLK_IN	OCP_A14	D C	G
	Mechar	nical Key		ard	<u>d</u>
B1	+12V/+12V_AUX	GND	A1	₹	<u>₹</u>
B2	+12V/+12V_AUX	GND	A2	. <del></del>	o o
B3	+12V/+12V_AUX	GND	A3	ç	9
B4	+12V/+12V_AUX	GND	A4	Ва	) ay
B5	+12V/+12V_AUX	GND	A5	<b>.</b>	
B6	+12V/+12V_AUX	GND	A6		
B7	BIFO#	SMCLK	A7		
B8	BIF1#	SMDAT	A8		
B9	BIF2#	SMRST#	A9		
B10	PERSTO#	PRSNTA#	A10		
B11	+3.3V/+3.3V_AUX	PERST1#	A11		
B12	PWRDIS	PRSNTB2#	A12		
B13	GND	GND	A13		
B14	REFCLKn0	REFCLKn1	A14		
B15	REFCLKp0	REFCLKp1	A15		
B16	GND	GND	A16		
B17	PETn0	PERn0	A17		
B18	PETp0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		
B21	PETp1	PERp1	A21		



B22	GND	GND	A22	
B23	PETn2	PERn2	A23	
B24	PETp2	PERp2	A24	
B25	GND	GND	A25	
B26	PETn3	PERn3	A26	
B27	PETp3	PERp3	A27	
B28	GND	GND	A28	
		nical Key		
B29	GND	GND	A29	
B30	PETn4	PERn4	A30	
B31	PETp4	PERp4	A31	
B32	GND	GND	A32	
B33	PETn5	PERn5	A33	
B34	PETp5	PERp5	A34	
B35	GND	GND	A35	
B36	PETn6	PERn6	A36	
B37	PETp6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTBO#	PRSNTB1#	A42	
		ical Key		
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	
B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
	PETp15	PERp15	A66	
B66	LLIPIO			
B66 B67	GND	GND	A67	
		GND RFU, N/C	A67 A68	
B67	GND			

Table 14: Secondary Connector Pin Definition (x16) (4C)

	Side B	Side A	( - /	Ī	
B1	+12V/+12V AUX	GND	A1	(0	do
B2	+12V/+12V AUX	GND	A2	èec	ď.
B3	+12V/+12V_AUX	GND	A3	ond	₩.
B4	+12V/+12V_AUX	GND	A4	Secondary Connector (x16, 140-pin add-in card)	_ Secondary-Connector (x8, 84 pin add in card)
B5	+12V/+12V_AUX	GND	A5	9	₽.
B6	+12V/+12V AUX	GND	A6	ğ	# #
B7	BIFO#	SMCLK	A7	ect	<u> </u>
B8	BIF1#	SMDAT	A8	q	Φ Τ
B9	BIF2#	SMRST#	A9	<u> </u>	<b>*</b>
B10	PERSTO#	PRSNTA#	A10	6, 1	<u></u>
B11	+3.3V/+3.3V AUX	PERST1#	A11	4	₫.
B12	PWRDIS	PRSNTB2#	A12	₽.	4 4
B13	GND	GND	A13	a a	#
B14	REFCLKn0	REFCLKn1	A14	<u> </u>	- ₹
B15	REFCLKp0	REFCLKp1	A15	n c	#
B16	GND	GND	A16	ard	#
B17	PETn0	PERn0	A17	_ =	
B18	PETp0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		
B21	PETp1	PERp1	A21		
B22	GND	GND	A22		
B23	PETn2	PERn2	A23		
B24	PETp2	PERp2	A24		
B25	GND	GND	A25		
B26	PETn3	PERn3	A26		
B27	PETp3	PERp3	A27		
B28	GND	GND	A27		
DZO		nical Key	AZO		
B29	GND	GND	A29		
B30	PETn4	PERn4	A30		
B31	PETp4	PERp4	A31		
B32	GND	GND	A32		
B33	PETn5	PERn5	A33		
B34	PETp5	PERp5	A34		
B35	GND	GND	A35		
B36	PETn6	PERn6	A36		
B37	PETp6	PERp6	A37		
B38	GND	GND	A38		
B39	PETn7	PERn7	A39		
B40	PETp7	PERp7	A40		
B41	GND	GND	A41		
B42	PRSNTBO#	PRSNTB1#	A42		
5.2		ical Key	7.12		
B43	GND	GND	A43		
B44	PETn8	PERn8	A44		
B45	PETp8	PERp8	A45		
B46	GND	GND	A46		
B47	PETn9	PERn9	A47		
B48	PETp9	PERp9	A48		
B49	GND	GND	A49		
B50	PETn10	PERn10	A50		
B51	PETp10	PERp10	A51		
551	1 L 1 P 10	1 EMPTO	7131		I



B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	

### 3.4 Signal Descriptions - Common

The pins shown in this section are common to both the Primary and Secondary Connectors. All pin directions are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: Pins that are only used on Primary Connector 28-pin OCP bay are defined in Section <u>03.5</u>.

### 3.4.1 PCle Interface Pins

This section provides the pin assignments for the PCle interface signals. The AC/DC specifications are defined in the PCle CEM Specification, Rev 4.0. Example connection diagrams for are shown in Figure 73.

Table 15: Pin Descriptions – PCle 1

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn0	B14	Output	PCIe compliant differential reference clock #0, and
REFCLKp0	B15		#1. 100MHz reference clocks are used for the add-in
REFCLKn1	A14	Output	card PCIe core logic.
REFCLKp1	A15		
			For baseboards, the REFCLKO and REFCLK1 signals
			shall be available at the connector. Baseboards shall
			disable REFCLK1 if it is not used by the add-in card.
			For add-in cards, the required REFCLKs shall be
			connected per the endpoint datasheet. Unused
			REFCLKs on the add-in card shall be left as a no
			connect.

Rev <u>0.57<del>0.5</del></u>

			Rev <u>0.57<del>0.58</del></u>
			<b>Note:</b> For cards that only support 1 x16, REFCLK0 is used. For cards that support 2 x8, REFCLK0 is used for the first eight PCIe lanes, and REFCLK1 is used for the second eight PCIe lanes.
			Refer to Section 2.1 in the PCIe CEM Specification, Rev 4.0 for electrical details.
PETn0	B17	Output	Transmitter differential pairs [0:15]. These pins are
PETp0	B18		connected from the baseboard transmitter
PETn1	B20	Output	differential pairs to the receiver differential pairs on
PETp1	B21		the add-in card.
PETn2	B23	Output	
PETp2	B24		The PCIe transmit pins shall be AC coupled on the
PETn3	B26	Output	baseboard with capacitors. The capacitors shall be placed next to the baseboard transmitters. The AC
PETp3	B27	Outer	coupling capacitor value shall be between 176nF
PETn4	B30 B31	Output	(min) and 265nF (max).
PETp4 PETn5	B31	Output	() and 20011 (110A).
PETp5	B34	Output	For baseboards, the PET[0:15] signals are required at
PETn6	B36	Output	the connector.
PETp6	B37	Output	
PETn7	B39	Output	For add-in cards, the required PET[0:15] signals shall
PETp7	B40	Catput	be connected to the endpoint silicon. For silicon that
PETn8	B44	Output	uses less than a x16 connection, the appropriate
PETp8	B45		PET[0:15] signals shall be connected per the endpoint
PETn9	B47	Output	datasheet.
PETp9	B48		
PETn10	B50	Output	Refer to Section 6.1 in the PCIe CEM Specification,
PETp10	B51		Rev 4.0 for details.
PETn11	B53	Output	
PETp11	B54		
PETn12	B56	Output	
PETp12	B57		
PETn13	B59	Output	
PETp13	B60		
PETn14	B62	Output	
PETp14	B63	0	
PETn15	B65	Output	
PETp15 PERn0	B66 A17	Innut	Possiver differential pairs [0:15]. These pins are
PERDO	A17 A18	Input	Receiver differential pairs [0:15]. These pins are connected from the add-in card transmitter
PERPO PERn1	A20	Input	differential pairs to the receiver differential pairs on
PERp1	A20 A21	IIIput	the baseboard.
PERn2	A21	Input	are suscibula.
PERp2	A23	Input	The PCIe receive pins shall be AC coupled on the add-
PERn3	A26	Input	in card with capacitors. The capacitors shall be placed
	7,20	mpat	superior shall be placed



PERp3	A27		next to the add-in card transmitters. The AC coupling
PERP3	A30	Input	capacitor value shall be between 176nF (min) and
PERp4	A30	iliput	265nF (max).
PERn5	A33	Input	20311 (1110.X).
PERp5	A34	iliput	For baseboards, the PER[0:15] signals are required at
PERn6	A34	Input	the connector.
PERp6	A30	iliput	the connector.
PERn7	A37	Input	For add-in cards, the required PER[0:15] signals shall
PERp7	A39 A40	iliput	be connected to the endpoint silicon. For silicon that
PERn8	A44	Input	uses less than a x16 connection, the appropriate
PERp8	A45	iliput	PER[0:15] signals shall be connected per the endpoint
PERn9	A47	Input	datasheet.
PERp9	A48	mpat	
PERn10	A50	Input	Refer to Section 6.1 in the PCIe CEM Specification,
PERp10	A51	iliput	Rev 4.0 for details.
PERn11	A53	Input	
PERp11	A54	input	
PERn12	A56	Input	
PERp12	A57	mpat	
PERn13	A59	Input	
PERp13	A60	mpat	
PERn14	A62	Input	
PERp14	A63		
PERn15	A65	Input	
PERp15	A66		
PERSTO#	B10	Output	PCIe Reset #0, #1. Active low.
PERST1#	A11		
			When PERSTn# is deasserted, the signal shall indicate
			the applied power is within tolerance and stable for
			the add-in card.
			PERST# shall be deasserted at least 100ms after the
			power rails are within the operating limits per the
			PCIe CEM Specification. The PCIe REFCLKs shall also
			become stable within this period of time.
			PERST shall be pulled high to 3.3Vaux on the
			baseboard.
			For OCP NIC 3.0, PERST deassertion shall also indicate
			the full card power envelope is available to the add-in
			card.
			Fault-cale and the DEDCTIO 41%
			For baseboards, the PERST[0:1]# signals are required
			at the connector.

Rev <u>0.57<del>0.56</del></u>

For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon. Unused PERST[0:1]# signals shall be left as a no connect.
<b>Note:</b> For cards that only support 1 x16, PERSTO# is used. For cards that support 2 x8, PERSTO# is used for the first eight PCIe lanes, and PERST1# is used for the second eight PCIe lanes.
Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.

# 3.4.2 PCIe Present and Bifurcation Control Pins

This section provides the pin assignments for the PCIe present and bifurcation control signals. The AC/DC specifications are defined in Section 3.12×××. An example connection diagram is shown in Figure 60.

The PRSNTA#/PRSNTB[0:3]# state shall be used to determine if a card has been physically plugged in. The BIF[0:2]# pins shall be latched before PWRDIS deassertion to ensure the correct values are detected by the system. Changing the pin states after this timing window is not allowed. Refer to the AC timing diagram in Section 3.12XXX for details.

Table 16: Pin Descriptions – PCle Present and Bifurcation Control Pins

Signal Name	Pin #	Baseboard Direction	Signal Description
PRSNTA#	A12A10	Output	Present A is used for add-in card presence and PCIe capabilities detection.
			For baseboards, this pin shall be directly connected to GND.
			For add-in cards, this pin shall be directly connected to the PRSNTB[3:0]# pins.
PRSNTB0#	B42	Input	Present B [0:3]# are used for add-in card presence
PRSNTB1#	A42		and PCIe capabilities detection.
PRSNTB2#	A10A12		
PRSNTB3#	B70		For baseboards, these pins shall be connected to the
			I/O hub and pulled up to +3.3Vaux using 1kOhm resistors.
			For add-in cards, these pins shall be strapped to
			PRSNTA# per the encoding definitions described in Section 3.6.
			Note: PRSNTB3# is located at the bottom of the 4C
			connector and is only applicable for add-in cards with



DIFO	4707	Outroot	a PCIe width of x16 (or greater). Add-in cards that implement a 2C card edge do not use the PRSNTB3# pin for capabilities or present detection.
BIFO#	A7 <u>B7</u>	Output	Bifurcation [0:2]# pins allow the baseboard to force
BIF1#	A8 <u>B8</u>		configure the add-in card bifurcation.
BIF2#	<del>A9</del> B9		
			For baseboards, these pins shall be outputs driven from the baseboard I/O hub and allow the system to force configure the add-in card bifurcation. The baseboard may optionally tie the BIF[0:2]# signals to 3.3Vaux or to ground per the definitions are described in Section 3.6 if no dynamic bifurcation configuration is required.
			For add-in cards, these signals shall connect to the endpoint bifurcation pins if it is supported.
			Note: the required combinatorial logic output for endpoint bifurcation is dependent on the specific silicon and is not defined in this specification.

Baseboard

PRSNTB#

PRSNTB0#
PRSNTB1#
PRSNTB2#
PRSNTB2#
PRSNTB3#

PRSNTB3#

Network Silicon

EP Bifurcation Control
Pin(s)

PRSNTB0#
PRSNTB1#
PRSNTB2#
PRSNTB3#

Figure 60: PCle Present and Bifurcation Control Pins

Rev <u>0.570.5</u>

#### 3.4.3 SMBus Interface Pins

This section provides the pin assignments for the SMBus interface signals. The AC/DC specifications are defined in the SMBus 2.0 and I<sup>2</sup>C bus specifications. An example connection diagram is shown in Figure 61Figure XXX.

Table 17: Pin Descriptions – SMBus

Signal Name	Pin #	Baseboard Direction	Signal Description
SMCLK	A7	Output, OD	SMBus clock. Open drain, pulled up to 3.3Vaux on the
			baseboard.
			For baseboards, the SMCLK from the platform SMBus master shall be connected to the connector.
			For add-in cards, the SMCLK from the endpoint silicon shall be connected to the card edge gold fingers.
SMDAT	A8	Input / Output, OD	SMBus Data. Open drain, pulled up to 3.3Vaux on the baseboard.
			For baseboards, the SMDAT from the platform SMBus master shall be connected to the connector.
			For add-in cards, the SMDAT from the endpoint
			silicon shall be connected to the card edge gold fingers.
SMRST#	A9	Output, OD	SMBus reset. Open drain.
			For baseboards, this pin shall be pulled up to
			3.3Vaux. The SMRST pin may be used to reset optional downstream SMBus devices (such as
			temperature sensors). The SMRST# implementation
			shall be mandatory for baseboard implementations.
			For add-in cards, SMRST# is optional and is dependent on the add-in card implementation. The
			SMRST# signal shall be left as a no connect if it is not
			used on the add-in card.



Baseboard

SMCLK
SMDAT

SMCLK
SMDAT

Network Controller
SMCLK
SMDAT

To SMBus devices with RST\*
pin (e.g. I/O Exp ander)

Figure 61: Example SMBus Connections

### 3.4.4 Power Supply Pins

This section provides the pin assignments for the power supply interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and amended in Section 3.10. An example connection diagram is shown in Figure 62.


Table 18: Pin Descriptions – Power

Signal Name	Pin #	Baseboard Direction	Signal Description
GND	Various	GND	Ground return; a total of 46 ground pins are on the main 140-pin connector area. Refer to Section 3.3 for details.
+12V/+12V_AUX	B1, B2, B3, B4, B5, B6	Power	12V main or 12V Aux power; total of 6 pins per connector. The 12V pins shall be rated to 1.1A per pin with a maximum derated power delivery of 80W.  The +12V power pins shall be within the rail tolerances as defined in Section 3.10 when the PWRDIS pin is driven low by the baseboard.
+3.3V/3.3V_AUX	B11	Power	3.3V main or 3.3V Aux power; total of 1 pin per connector. The 3.3V pin shall be rated to 1.1A for a maximum derated power delivery of 3.63W.  The 3.3Vaux/main power pin shall be within the rail tolerances as defined in Section 3.10 when the PWRDIS pin is driven low by the baseboard.

# Rev <u>0.570.56</u>

PWRDIS	B12	Output, O/D	Power disable. Active high. Open-drain
			This signal shall be pulled up to 3.3V through a 10kOhm resistor on the baseboard.
			When high, all add-in card supplies shall be disabled.
			When low, add-in card supplies shall be enabled.

Figure 62: Example Power Supply Topology



# 3.4.5 Miscellaneous Pins

This section provides the pin assignments for the miscellaneous interface signals.

Table 19: Pin Descriptions – Miscellaneous 1

Signal Name	Pin #	Baseboard Direction	Signal Description
RFU, N/C	B68,	Input /	Reserved future use pins. These pins shall be left as
	B69,	Output	no connect.
	A68,		
	A69. A70		



# 3.5 Signal Descriptions – OCP Bay (Primary Connector)

The following section describes the functions in the Primary Connector 28-pin OCP bay. This 28-pin bay is shown in Section 3.3 and have pin numbers designated as OCP\_B[1:14], and OCP\_A[1:14]. All pin directions on this OCP bay are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

**Note:** The pins that are common to both the Primary and Secondary Connectors are defined in Section 3.4.

#### 3.5.1 PCIe Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the PCIe interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in Section XXX the PCIe CEM Specification. An example connection diagram that shows REFCLK2, REFCLK3, PERST2# and PERST3# is shown in Section 3.7.

Table 20: Pin Descriptions – PCle 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn2	OCP_B11	Output	PCIe compliant differential reference clock #2, and
REFCLKp2	OCP_B12		#3. 100MHz reference clocks are used for the add-in
REFCLKn3	OCP_A11	Output	card PCIe core logic.
REFCLKp3	OCP_A12		
			For baseboards, the REFCLK2 and REFCLK3 signals
			are required at the Primary connector. <u>Baseboards</u>
			shall disable REFCLK2 and REFCLK3 if they are not
			used by the add-in card.
			For add-in cards, the required REFCLKs shall be
			connected per the endpoint datasheet. Unused
			REFCLKs on the add-in card shall be left as a no
			connect.
			Note: REFCLK2 and REFCLK3 are not used for cards
			that only support a 1 x16, 1 x8 or 2 x8 connection.
			Refer to Section 2.1 in the PCIe CEM Specification,
			Rev 4.0 for details.
PERST2#	OCP_A1	Output	PCIe Reset #2, #3. Active low.
PERST3#	OCP_A2		
			When PERSTn# is deasserted, the signal shall
			indicate the applied power is within tolerance and
			stable for the add-in card.
			PERST# shall be deasserted at least 100ms after the
			power rails are within the operating limits per the

Rev <u>0.570.56</u>

			PCIe CEM Specification. The PCIe REFCLKs shall also become stable within this period of time.
			PERST shall be pulled high to 3.3Vaux on the baseboard.
			For OCP NIC 3.0, PERST deassertion shall also indicate the full card power envelope is available to the add-in card.
			For baseboards, the PERST[0:12:3]# signals are required at the connector.
			For add-in cards, the required PERST[0:12:3]# signals shall be connected to the endpoint silicon. <u>Unused PERST[2:3]# signals shall be left as a no connect.</u>
			<b>Note:</b> PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.
			Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.
WAKE#	OCP_A3	Input, OD	WAKE#. Open drain. Active low.
			This signal shall be driven by the add-in card to notify the baseboard to restore PCIe link. For add-in cards that support multiple WAKE# signals, their respective WAKE# pins may be tied together as the signal is open-drain to form a wired-OR.
			For baseboards, this signal shall be pulled up to +3.3V on the baseboard with a 10kOhm resistor. This signals shall be connected to the system WAKE# signal.
			For add-in cards, this signal shall be directly connected to the endpoint silicon WAKE# pin(s). This pin shall be left as a no connect if WAKE# is not supported by the silicon.
			Refer to Section 2.3 in the PCIe CEM Specification, Rev 4.0 for details.

# 3.5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the NC-SI over RBT interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in the <a href="DSP0222">DSP0222</a> NC-SI specification. An example connection diagram is shown in Figure 63.



Table 21: Pin Descriptions – NC-SI Over RBT

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
RBT_CLK_IN	OCP_A14	Output	Reference clock input. Synchronous clock reference for receive, transmit and control interface. The clock shall have a nominal frequency of 50MHz ±100ppm.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the Primary connector OCP bay. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor.
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_CRS_DV	OCP_B14	Input	Carrier sense/receive data valid. This signal is used to indicate to the baseboard that the carrier sense/receive data is valid.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor.
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_RXD0 RBT_RXD1	OCP_B9 OCP_B8	Input	Receive data. Data signals from the network controller to the BMC.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to 3.3Vaux through a 100kOhm pull-up.

**Commented [HS5]:** Make this table consistent with DSP0222. For additional specification information, please refer to DSP0222 in the description.

**Commented [NT6R5]:** Can you please review and see what is inconsistent with the spec?

# Rev <u>0.57<del>0.5</del></u>

			For add-in cards, this pin shall be connected between the gold finger and the RBT_RXD[0:1] pins on endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_TX_EN	OCP_A7	Output	Transmit enable.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor to ground on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down.
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_TXD0 RBT_TXD1	OCP_A9 OCP_A8	Output	Transmit data. Data signals from the BMC to the network controller.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to 3.3Vaux through a 100kOhm pull-up.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_TXD[0:1] pins on the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_ARB_OUT	OCP_A5	Output	NC-SI hardware arbitration output. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_IN signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_OUT to the RBT_ARB_IN pin of the next NC-SI capable device in the ring, or back to the RBT_ARB_IN pin of the source device if there is a single device on the ring.
			For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly

http://opencompute.org



			connected to the RBT_ARB_IN pin to allow a complete hardware arbitration ring on the add-in card.  For add-in cards, this pin shall be connected from the gold finger to the RBT_ARB_IN pin on the endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_IN pin if NC-SI is not supported. This allows the hardware arbitration signals to pass through in a multi-primary connector baseboard.
RBT_ARB_IN	OCP_A4	Input	NC-SI hardware arbitration input. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_OUT signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_IN to the RBT_ARB_OUT pin of the next NC-SI capable device in the ring, or back to the RBT_ARB_OUT pin of the source device if there is a single device on the ring.
			For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_OUT pin to allow a complete hardware arbitration ring on the add-in card.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_ARB_OUT pin on the endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_OUT pin if NC-SI is not supported. This allows the hardware arbitration signals to pass through in a multi-primary connector baseboard.
SLOT_ID	OCP_B7	Output	NC-SI Address pin. This pin shall only be used if the end point silicon supports package identification.
			For baseboards, this pin shall be used to identify the slot ID value. This pin shall be directly to GND for SlotID = 0. This pin shall be pulled up to 3.3Vaux for SlotID = 1.
			For add-in cards, this pin shall be connected to the endpoint device GPIO associated with the Package

### Rev <u>0.57<del>0.56</del></u>





Figure 63: NC-SI Over RBT Connection Example – Single Primary Connector



http://opencompute.org






Figure 64: NC-SI Over RBT Connection Example – Dual Primary Connector

**Note 1:** For baseboard designs with a single Primary Connector, connect ARB\_IN to ARB\_OUT to complete the NC-SI hardware arbitration ring. For designs with multiple Primary Connectors, connect ARB\_IN and ARB\_OUT to an analog mux to complete the NC-SI arbitration ring based on the number of cards installed in the system. An example dual Primary Connector implementation is shown in Figure 64.

**Note 2:** For add-in cards with two discrete endpoint silicon, the Package ID[0] bit shall be statically set based on its silicon instance. For example, the figure above shows Network Silicon #0 and Network Silicon #1. Network Silicon #0 has Package ID[0] = 0b0, Network Silicon #1 has Package ID[0] = 0b1.

# 3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the Scan Bus interface signals on the Primary Connector OCP Bay. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in Figure 65.

Table 22: Pin Descriptions – Scan Chain

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
CLK	OCP_B6	Output	Scan clock. The CLK is an output pin from the baseboard to the add-in card. The CLK may run up to 12.5MHz.
			For baseboard implementations, the CLK pin shall be connected to the Primary Connector. The CLK pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the CLK pin shall be connected to Shift Registers 0 & 1, and optionally connected to Shift Registers 2 & 3 (if implemented) as defined in the text and Figure 65, below. The CLK pin shall be pulled up to 3.3Vaux through a 1kOhm resistor.
DATA_OUT	OCP_B5	Output	Scan clock data output from the baseboard to the add-in card. This bit stream is used to shift in NIC configuration data.
			For baseboard implementations, the DATA_OUT pin shall be connected to the Primary Connector. The DATA_OUT pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the DATA_OUT pin may be left floating if it is not used for add-in card configuration. The DATA_OUT pin shall be pulled up
DATA_IN	OCP_B4	Input	to 3.3Vaux through a 1kOhm resistor.  Scan clock data input to the baseboard. This bit stream is used to shift out NIC status bits.
			For baseboard implementations, the DATA_IN pin shall be pulled up to 3.3Vaux through a 10kOhm resistor to prevent the input signal from floating if a card is not installed. This pin may be left as a no connect if the scan chain is not used.



			For NIC implementations, the DATA_IN scan chain is required. The DATA_IN pin shall be connected to Shift Registers 0 & 1, as defined in the text and Figure 65.
LD#	OCP_B3	Output	Scan clock shift register load. Used to latch configuration data on the add-in card.
			For baseboard implementations, the LD# pin shall be pulled up to 3.3Vaux through a 1kOhm resistor if the scan chain is not used to prevent the add-in card from erroneous data latching.
			For NIC implementations, the LD# pin implementation is required. The LD# pin shall be connected to Shift Registers 0 & 1 as defined in the text and Figure 65. The LD# pin shall be pulled up to 3.3Vaux through a 1kOhm resistor.

The scan chain provides side band status indication between the add-in card and the baseboard. The scan chain bit definition is defined in the two tables below. The scan chain data stream is 32-bits in length for both the DATA\_OUT and the DATA\_IN streams. The scan chain implementation is optional on the host, but is mandatory on all OCP NIC 3.0 cards. The scan chain components operates on the 3.3Vaux power domain.

The DATA\_OUT bus is an output from the host. The DATA\_OUT bus provides initial configuration options to the add-in card. At the time of this writing, the default implementation does not use the DATA\_OUT stream and is not implemented on the NIC. However, all baseboard systems that implement the Scan Chain shall connect DATA\_OUT between the platform and the Primary Connector for future-proofing NIC implementations and subsequent revisions of this specification.

Table 23: Pin Descriptions – Scan Chain DATA\_OUT Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.[07]	RSVD	0b000000	Reserved. Byte 0 value is 0h00.
1.[07]	RSVD	0h00	Reserved. Byte 1 value is 0h00.
2.[07]	RSVD	0h00	Reserved. Byte 2 value is 0h00.
3.[07]	RSVD	0h00	Reserved. Byte 3 value is 0h00.

The DATA\_IN bus is an input to the host and provides NIC status indication. The default implementation is completed with two 8-bit 74LV165 parallel in to serial out shift registers in a cascaded implementation. Up to four shift registers may be implemented to provide additional NIC status indication to the host platform.

DATA\_IN shift registers 0 & 1 shall be mandatory for scan chain implementations. DATA\_IN shift registers 2 & 3 are optional depending on the card type and fields being reported to the host. DATA\_IN shift register 2 may be used to indicate future definitions of the scan chain bit stream. DATA\_IN shift

Rev <u>0.570.56</u>

registers 3 (in conjunction with shift register 2) are required for reporting link/activity indication on card implementations with 5-8 ports.

The host should read the DATA\_IN bus multiple (TBD) times to qualify the incoming data stream. The number of data qualification reads is dependent on the baseboard implementation.

A 1kOhm pull up resistor shall be implemented on the NIC to the SER input of the last shift register on the DATA\_IN scan chain to maintain a default bit value of 0b1 for unused bits for implementations using less than four shift registers.

Table 24: Pin Descriptions – Scan Bus DATA\_IN Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.0	PRSNTB[0]#	0bX	PRSNTB[3:0]# bits shall reflect the same state as
0.1	PRSNTB[1]#	0bX	the signals on the Primary Connector.
0.2	PRSNTB[2]#	0bX	
0.3	PRSNTB[3]#	0bX	
0.4	WAKE_N	0bX	PCIe WAKE_N signal shall reflect the same state as
			the signal on the Primary Connector.
0.5	TEMP_WARN_N	<del>0b0</del> 0b1	Temperature monitoring pin from the on-card
			thermal solution. This pin shall be asserted high low
			when temperature sensor exceeds the temperature
			warning threshold.
0.6	TEMP_CRIT_N	<del>0b0</del> 0b1	Temperature monitoring pin from the on-card
			thermal solution. This pin shall be asserted high low
			when temperature sensor exceeds the temperature
			critical threshold.
0.7	FAN_ON_AUX	0b0	When high, FAN_ON_AUX shall request the system
			fan to be enabled for extra cooling in the S5 state.
1.0	LINK_ACT_P0	0b1	Port 03 link/activity indication. Active low.
1.1	LINK_ACT_P1	0b1	
1.2	LINK_ACT_P2	0b1	0b0 – Link LED is illuminated on the host platform.
1.3	LINK_ACT_P3	0b1	0b1 – Link LED is not illuminated on the host
			platform.
			Chandle Bullindshould on the most
			Steady = link is detected on the port.
			Blinking = activity is detected on the port. The blink
			rate should blink low for 50-500ms during activity periods.
			Off = the physical link is down or disabled
1.4	SPEED A PO	0b1	Port 03 speed A (max rate) indication. Active low.
1.5	SPEED_A_P0	0b1 0b1	For to3 speed A (max rate) indication. Active low.
1.6	SPEED_A_P1	0b1 0b1	0b0 – Port is linked at maximum speed.
1.7	SPEED_A_P2	0b1 0b1	0b1 – Port is linked at maximum speed.  0b1 – Port is not linked at the maximum speed or
1./	SPEED_A_PS	001	no link is present.
2.0	ScanChainVer[0]	0b1	no mino presenti
:	555116114111461[0]	J. 1	



2.1	ScanChainVer[1]	0b1	ScanChainVer[1:0] shall be used to indicate the scan chain bit definition version. The encoding shall be as follows:  0b11 – Scan chain bit definition version 1
			corresponding to OCP NIC 3.0 version 1.0.
			All other encoding values shall be reserved.
2.2	RSVD	0b1	Byte 2 bits [2:7] are reserved. These bits shall
2.3	RSVD	0b1	default to the value of 0b1. These bits may be used
2.4	RSVD	0b1	in future versions of the scan chain.
2.5	RSVD	0b1	
2.6	RSVD	0b1	
2.7	RSVD	0b1	
3.0	LINK_ACT_P4	0b1	Port 47 link/activity indication. Active low.
3.1	LINK_ACT_P5	0b1	
3.2	LINK_ACT_P6	0b1	0b0 – Link LED is illuminated on the host platform.
3.3	LINK_ACT_P7	0b1	0b1 – Link LED is not illuminated on the host platform.
			<b>Steady</b> = link is detected on the port.
			Blinking = activity is detected on the port. The blink
			rate should blink low for 50-500ms during activity
			periods.
			<b>Off</b> = the physical link is down or disabled
3.4	SPEED_A_P4	0b1	Port 47 speed A (max rate) indication. Active low.
3.5	SPEED_A_P5	0b1	
3.6	SPEED_A_P6	0b1	0b0 – Port is linked at maximum speed.
3.7	SPEED_A_P7	0b1	0b1 – Port is not linked at the maximum speed or no link is present.

Rev <u>0.570.56</u>

Host PLD 74LV594 QA QB QC QD QE QF QG QH SER SRCLK SRCLRn CLK (12.5MHz RCLK RCLRn LD N QH' GND 74LV165 #0 PRSNTB[0]# (Mirrored from Primary Connector)
PRSNTB[1]# (Mirrored from Primary Connector)
PRSNTB[1]# (Mirrored from Primary Connector)
PRSNTB[3]# (Mirrored from Primary Connector)
PRSNTB[3]# (Mirrored from Primary Connector)
WAKE N (Active Low, default 0b1)
TEMP\_WARN\_N (Active Low, default 0b1)
TEMP\_CRIT, N (Active Low, default 0b1)
FAN\_ON\_AUX £ SER 74LV165 #1 UNK\_ACT\_P0 (Active Low = ON, default 0b1)

UNK\_ACT\_P1 (Active Low = ON, default 0b1)

UNK\_ACT\_P2 (Active Low = ON, default 0b1)

UNK\_ACT\_P2 (Active Low = ON, default 0b1)

UNK\_ACT\_P3 (Active Low = ON, default 0b1)

SPEED\_A P0 (Active Low = ON, default 0b1)

SPEED\_A P1 (Active Low = ON, default 0b1)

SPEED\_AP3 (Active Low = ON, default 0b1)

SPEED\_AP3 (Active Low = ON, default 0b1) CLK\_INH SER 74LV165 #2 CLK CLK\_INH SH/LDn 74LV165 #3

SER

Figure 65: Scan Bus Connection Example



# 3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)

This section provides the miscellaneous pin assignments for the pins on the Primary Connector OCP Bay. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and Section 3.12. An example PWRBRK# connection is shown in the PCIe CEM Specification. An example NIC PWR GOOD connection diagram is shown in Figure 62 Figure WW.

Table 25: Pin Descriptions – Miscellaneous 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PWRBRK#	OCP_B2	Output, OD	Power break. Active low, open drain.
			This signal shall be pulled up to 3.3Vaux on the add- in card with a minimum of 95kOhm. The pull up on the baseboard shall be a stiffer resistance in-order to meet the timing specs as shown in the PCIe CEM Specification.
			When this signal is driven low by the baseboard, the Emergency Power Reduction State is requested. The add-in card shall move to a lower power consumption state.
NIC_PWR_GOOD	OCP_B1	Input	NIC Power Good. Active high. This signal is driven by the add-in card.
			When high, this signal shall indicate that all of the add-in card power rails are operating within nominal tolerances.
			When low, this signal shall indicate that the add-in card power supplies are not yet within nominal tolerances or are in a fault condition.
			For baseboards, this pin may be connected to the platform I/O hub as a NIC power health status indication. This signal shall be pulled down to ground with a 100kOhm resistor on the baseboard to prevent a false power good indication if no addin card is present.
			For add-in cards this signal shall indicate the add-in card power is "good". This signal may be implemented by a cascaded power good or a discrete power good monitor output.
GND	OCP_A6	GND	Ground return; a total of 5 ground pins are on the OCP bay area.

Rev <u>0.57</u>0.56

OCP_A1	כ	
OCP_A1	3	
OCP B10		
OCP_B13	3	

#### 3.6 PCIe Bifurcation Mechanism

OCP3.0 baseboards and add-in cards support multiple bifurcation combinations. Single socket baseboards with a single or multiple root ports, as well as a multi-socket baseboards with a single or multiple root ports are supported. The bifurcation mechanism also supports add-in cards with a single or multiple end points. These features are accomplished via I/O pins on the Primary and Secondary connector:

- PRSNTA#, PRSNTB[3:0]#. The PRSNTA# pin shall connect to the PRSNTB# pins as a hard coded value on the add-in card. The encoding of the PRSNTB[3:0]# pins allows the baseboard to determine the PCIe Links available on the add-in card.
- BIF[3:0]#. The BIF# pin states shall be controlled by the baseboard to allow the baseboard to
  override the default end point bifurcation for silicon that support bifurcation. Additional
  combinatorial logic is required and is specific to the card silicon. The combinatorial logic is not
  covered in this specification. The BIF[3:0]# pins may optionally be hardcoded for baseboards
  that do not require a dynamic bifurcation override.

A high level bifurcation connection diagram is shown in Figure 66.




Figure 66: PCIe Bifurcation Pin Connections Support



#### 3.6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)

The add-in card to baseboard configuration mechanism consists of four dual use pins (PRSNTB[3:0]#) on the add-in card and a grounded PRSNTA# pin on the baseboard. These pins provide card presence detection as well as mechanism to notify the baseboard of the pre-defined PCIe lane width capabilities. The PRSNTB[3:0]# pins are pulled up to 3.3Vaux on the baseboard and are active low signals. A state of 0b1111 indicates that no card is present in the system. Depending on the capabilities of the add-in card, a selection of PRSNTB[3:0]# signals may be strapped to the PRSNTA# signal and is pulled low by the baseboard. The encoding of the PRSTNB[3:0]# bits is shown in Table 26 for x16 and x8 PCIe cards.

#### 3.6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)

Three signals (BIF[2:0]#) are driven by the baseboard to notify requested bifurcation on the add-in card silicon. This allows the baseboard to set the lane configuration on the add-in card that supports multiple bifurcation options.

For example, a baseboard that has four separate hosts that support a 4 x4 connection, should appropriately drive the BIF[2:0]# pins per Table 26 and indicate to the add-in card silicon to setup a 4 x4 configuration.

As previously noted, the BIF[2:0]# signals require additional combinatorial logic to decode the BIF[2:0]# value and appropriately apply it to the end-point silicon. The combinatorial logic is not covered in the specification as its implementation is specific to the vendor silicon used.

#### 3.6.3 PCIe Bifurcation Decoder

The combination of the PRSNTB[3:0]# and BIF[2:0]# pins deterministically sets the PCle lane width for a given combination of baseboard and add-in cards. Table 26 shows the resulting number of PCle links and its width for known combinations of baseboards and add-in cards.

\*Note: The baseboard must disable PCIe lanes during the initialization phase if the number of detected PCIe links are greater than what is supported on the baseboard to prevent a nondeterministic solution. For example, if the baseboard only supports a 1 x16 connection, and the add-in card only supports a 2 x8 connection, the baseboard must disable PCIe lanes 8-15 to prevent any potential LTSSM issues during the discovery phase.

Rev <u>0.570.5</u>

Table 26: PCIe Bifurcation Decoder for x16 and x8 Card Widths

					Single Host	Host			BSVD	Dual Host	Quad Host	Quad Host
Notice of Card		Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	RSVD	2 Hosts	4 Hosts	4 Hosts
New cont. Cand.   Supported Filter Configurations   Street Supported Filter		Host CPU Sockets	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	2 Upstream Sockets	4 Upstream Sockets	4 Sockets (1 Socket per Host) First 8 PCle lanes	RSVD	RSVD Z Upstream Sockets (1 Socket per Host)	4 Upstream Sockets (1 Socket per Host)	4 Sockets (1 Socket per Host) First 8 PCle lanes
Street September   Street Sept	rork Card - ported PCle Configurations	Total PCIo Links	1 Link (No Bifurcation)	1 or 2 Links	1, 2, or 4 Links	2 Links	4 Links	4 n2 links	RSVD	2 Links	4 Links	4 x2 links
Act   Store   Supported Bluteration   Store   Excelleg SPE Up		System Support	1x16, 1x8, 1x4, 1x2, 1x1	1x16, 1x8, 1x4, 1x2, 1x1	1x15,1x8,1x4,1x2,1x1	1x8, 1x4, 1x2, 1x1			RSVD			
Charles   Supported Bildracetics   Activation   Control				2 HB, 2 H4, 2 H2, 2 H1	2x8,2x4,2x2,2x1	2 x8, 2 x4, 2 x2, 2x1				2 x8, 2 x4, 2 x2, 2 x1		
Card Short   Supported Biumanton   Add the Card Encoding					4×4,4×2,4×1		4 x4, 4 x2, 4x1	4 82, 4 81			4×4,4×2,4×1	4×2,4×1
Card Short   Supprented Bluevation Add Fan Card Encoding Institute   Card Short   Supprented Bluevation Add Fan Card Encoding Institute		7	00000	00000	00090	0090	01090	00011	0P100	0b101	0P10	0b111
Michonen   Cardible Present												
140 October   140 144 142 144   October     144	П	061111	BSVD - Card not present	n the sustem								
146   146		061110	1,68	1,08	148	1x8	1x4	1 <sub>1/2</sub>		1x8 (Heart Death)	1sed Hour Death	1x2 Phone Bonduil
1-16   1-16	-	051110	1x4	4.5	1x4	184	1x4	1,2		1x4	184	182
1-62   1-62, 1-61   001100	Ť	Control of			,	(Socket Donly)	(Socket Donly)	(Sooket Uonly)		(Host U only)	(Host U only)	(Host Uonly)
147   141   0.0110		UPJIII0	182	24	JX.	Tx.2 (Socket Donly)	1x2 (Socket Donly)	Tx.Z (Socket 0 only)		TxZ (Host 0 only)	1x2 (Host 0 only)	1×2 (Host 0 only)
146 Decice   246,544,244,244   Decir     246,545,244,444,444,444,444,444,444,444,444		061110	-	7	Ξ	1x1 (Socket 0 only)	1x1 (Socket Donly)	1k1 (Sooket 0 only)		1x1 (Host 0 only)	1x1 (Host 0 only)	1st (Host Donly)
2.80 Group   2.80 At 2.82 At 3.4	1x8, 1x4, 1x2, 1x1 Dation B 2x4, 2x2, 2x1	0b1 <b>101</b>	1x8	9%1	8%	1x8 (Socket 0 only)	2×4	2 x2 (Socket 0 & 2 only)		1x8 (Host 0 only)	2×4	2×2 (Host 0 8,2 only)
1-80 Decorp   2-42   1-42	2x8,2x4,2x2,2x1 Detion B 4x4,4x2,4x1	0b11 <b>01</b>	1,48	248	2.48	2:48	4×4	2x2 (Socker 0 & 2 only)		2.48	4×4	2×2 (Host 0 8,2 only)
140 Decided   244   Decided   244   Decided	1x8,1x4	001100	1x8	3%	1,48	1×8	2×4	4×2		1,8	2 x4	4 ×2
1-16 Capean   2-16 - 14 - 14 - 14 - 14 - 14 - 14 - 14 -	Dption D 4 x2 (First 8 lanes), 4 x1					(Socket 0 only)				(Host 0 only)		
FSYO	1x16,1x8,1x4 2x8,2x4, Dotion D 4x4,4x2(First 8 lanes),4		1×16	1×16	1x16	2 ×8	4 × 4	4 1/2		2 1/8	4 34	41/2
2-4 14-42-141 0x000  4-2 16-21-4 0x000  4-2 16-21-4 0x000  1-10-10-10-10-10-10-10-10-10-10-10-10-10	D RSVD	051011	RSVD - The encoding of L	161011 is reserved due to in	rsufficient spacing between	PRSNTA and PRSNTB2	pin to provide positive card	fidentification.				
442   242 A   142 P			1 <sub>N</sub> d	<u>*</u>	2,4	1x4 (Socket Books)	2 114	2x2 (Socker 0.8.2 only)		1x4 (Host 0 onki)	2x4	2x2 (Host 08: 1oolu)
Act		061 <b>001</b>	1x2	27	2%2	1x2 (Socket 0 only)	2 × 2	4,2		1x2 (Host 0 only)	242	4×2
116 Green A   116   11	2	DE-TON										
2.66 24.62.24   Details	O major	060111	1×16	1x16	1×16	Tage	1x4	1x2 (Seeles Deels)		Tag Others Deschild	1x4 Ottors Ocealis	1x2 Ortens O model
1.16 (		060110	-0×1	2×8	2.48	2×8	2×4 (Scoket 0 & 2 cchil	2 x.2		2×8	2x4 0Hora 0.8.2 cm/si)	1x2 (Host 0.8.1cplu)
1-16 Depos Cale As Card	1-10	060101	1×16	1×16	1×16	248	2×4 (Socket 0 & 2 only)	1x2 (Socket Bonly)		2 1/8	Chost 08.2 only)	2x2 (Host 0& Tonlu)
Section   Sect	14/6,148,144 248,244,242,241 Delen C 4 4 4 4 4 4 4	0001000	1×16	1×16	1x16	2×8	4×4	2 x2 (Socket 0 & 2 only)		2 1/8	4×4	2x2 (Host 0 & 1 only)
RSVD	4 84, 4 82, 4 81	000011	184	2 44*	4 24	2x4	4×4	4 y2		2x4	4.4	4×2
RSVD RSVD 06:0001	ŧ	000010	,	,		(EF Canus cray)		(Socket Up 2 only)		(Err U and 2 only)		(HOSE DO LOUR)
		000001		,								
RSVD RSVD		0000090										



#### 3.6.4 Bifurcation Detection Flow

#### [Need input and clarification from system vendors]

The following detection flow shall be used to determine the resulting link count and lane width based on the baseboard and add-in card configurations.

- 1. The baseboard shall read the state of the PRSNTB[3:0]# pins. An add-in card is present in the system if the resulting value is not 0b1111.
- 2. Firmware determines the add-in card PCIe lane width capabilities per Table 26 by reading the PRSNTB[3:0]# pins.
- 3. The baseboard reconfigures the PCle bifurcation on its ports to match the highest common lane width and lowest common link count on the card.
- 4. For cases where the baseboard request a link count override (such as requesting a 4-host baseboard requesting 4 x4 operation on a supported card that would otherwise default to a 2 x8 case), the BIF[0:2]# pins shall be asserted as appropriate. Asserting the BIF[0:2]# pins assumes the add-in card supports the requested link override.
- 5. PERST# shall be deasserted after the >100ms window as defined by the PCIe specification. Refer to Section 3.12 for timing details.

#### 3.6.5 PCIe Bifurcation Examples

For illustrative purposes, the following figures show several common bifurcation permutations.

Figure 67 illustrates a single host baseboard that supports x16 with a single controller add-in card that also supports x16. The PRSTNB[3:0]# state is 0b0111. The BIF[2:0]# state is 0b000 as there is no need to instruct the end-point network controller to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16. The single host baseboard determines that it is also capable of supporting 1 x16. The resulting link width is 1 x16.




Figure 67: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)



Figure 68 illustrates a single host baseboard that supports 2 x8 with a single controller add-in card that also supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The single host baseboard determines that it is also capable of supporting 2 x8. The resulting link width is 2 x8.

2 x8 Add-in Card (Dual Controller) Single Host Network Silicon (1 x8) **Root Complex** PRSNTA# (2 x8)REFCLK0 REFCLK0 PERSTO# EP #0 PET[0:7] PER[0:7] PER[0:7] PET[0:7] WAKE# Network Silicon WAKE# Connector Boundary (1 x8) REFCLK1 REFCLK0 PERST1# PERSTO# EP #1 (x8) PER[0:7] PER[8:15] PET[0:7] WAKE# BIF0# EP Bifurcation Control [2:0]=0b111 BIF1# Gat e Logic Pin(s) (N/A for 2 x8 BIF2# only cards) PRSNTB0# PRSNTB1# PRSNTB0# PRSNTB1# PRSNTB2# PRSNTB2# PRSNTB3# [3:0]=0b0110

Figure 68: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)

# Rev <u>0.570.56</u>

Figure 69 illustrates a four host baseboard that supports 4 x4 with a single controller add-in card that supports 1 x16, 2 x8 and 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b101 as the end point network controller is forced to bifurcate to 4 x4. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16, 2 x8 and 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.




Figure 69: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)



Figure 70 illustrates a four host baseboard that supports 4 x4 with a four controller add-in card that supports 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.




Figure 70: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)

# Rev <u>0.570.56</u>

Figure 71 illustrates a single host baseboard that supports 1 x16 with a dual controller add-in card that supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The four host baseboard determines that it is capable of 1x 16, but down shifts to 1x8. The resulting link width is 1x8 and only on endpoint 0.




Figure 71: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)



# 3.7 PCIe Clocking Topology

The OCP NIC 3.0 specification allows for up to four PCIe REFCLKs on the Primary Connector and up to two PCIe REFCLKs on the Secondary Connector. In general, the association of each REFCLK is based on the PCIe Link number on a per connector basis and is shown in Table 27. Cards that implement both the Primary and Secondary connectors have a total of up to 6 REFCLKs.


Table 27: PCIe Clock Associations

REFCLK #	Description	Availability (Connector)
REFCLK0	REFCLK associated with Link 0.	Primary and Secondary Connectors.
REFCLK1	REFCLK associated with Link 1.	Primary and Secondary Connectors.
REFCLK2	REFCLK associated with Link 2.	Primary Connector only.
REFCLK3	REFCLK associated with Link 3.	Primary Connector only.

For each add-in card, the following REFCLK connection rules must be followed:

- For a 1 x16 capable add-in card, REFCLKO shall be used for lanes [0:15].
- For a 2 x8 capable add-in card, REFCLKO shall be used for lanes [0:7] and REFCLK1 shall be used for lanes [8:15].
- For a 4 x4 capable add-in card, REFCLK0 shall be used for lanes [0:3], REFCLK1 shall be used for lanes [4:7], REFCLK2 shall be used for lanes [8:11] and REFCLK3 shall be used for lanes [12:15].
   Pins for REFCLK2 and REFCLK3 are described in Section 3.5.1 and are located on the 28-pin OCP bay.

Figure 72: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards






Figure 73: PCIe Interface Connections for a 4 x4 Add-in Card

# 3.8 PCIe Bifurcation Results and REFCLK Mapping

For the cases where the baseboard and add-in card bifurcation are permissible, this section enumerates all of the supported PCIe link, lane and REFCLK mappings for each supported configuration. The bifurcation decoder is shown in Section 3.6.3.



Table 28: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)

Single	Host, Single Upsi	Single Host, Single Upstream Socket, One Upstream Link, no bifurcation	nk, no bifurcation		1x16, 1x8, 1x4, 1x2, 1																		
Min Can Width	Min Card Card Short Width Name	Supported Bifurcation Modes	Add-in-Card Encoding PRSNTBI3:01#	Host	Unstream Devices	Uostream Links	BIF[2:0]#	Resulting Link	Lane 0	Lane 1	Lane 2	lane 3	Lane 4	lane 5	lane 6	lane 7 Lane 8	lane 9	Lane 10	0 Lane 11	Lane 12	Lane 12 Lane 13	Lane 14	lane 14 Lane 15
e/u	Not Present	Card Not Present	051111	1 Host	1 Upstream Socket	1 Link	00000				H	н			-								
2g	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110	1 Host	1 Upstream Socket	1 Link	00000	1 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lii Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0,							
22	134	1 x4, 1 x2, 1 x1	001110	1 Host	1 Upstream Socket	1 Unk	00000	1×4	Unk 0, Lane 0	Unk 0, Lane 1	Unk 0, L	Link 0, Lane 3											
22	132	1x2,1x1	061110	1 Host	1 Upstream Socket	1 Unk	00090	1×2	Unk 0, Lane 0	Unk 0, Lane 1													
22	1xt	1x1	061110	1 Host	1 Upstream Socket	1 Link	00000	1x1	Link 0, Lane 0														
×	1 x8 Option B	1x8,1x4,1x2,1x1 2x4,2x2,2x1	061101	1 Host	1 Upstream Socket	1 Link	00000	1 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 Li	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lii Lane 5 La	Link 0, Link 0, Lane 6 Lane 7		t Host ed Disable	Host ad Disable	Host hd Disable	Host Host Host Host Host Host Host Host	Host Disabled	Host	Host
4C	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	001101	1 Host	1 Upstream Socket	1 Unk	00000	138*	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 Li	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lii Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	_	t Host ed Disable	Host ad Disable	Host ad Disable	Host Host Host Host Host Host Host Host	Host Disabled	Host	Host Disabled
×	1 x8 Option D	1 x8, 1 x4 2 x4, 1 x8 Option D 4 x2 (First 8 lanes), 4 x1	001100	1 Host	1 Upstream Socket	1 Unk	00000	1x8	Unk 0, Lane 0	Unk 0, Lane 1	Unk 0, L	Linko, Li Lane 3 Li	Linko, U Lane 4 La	Link 0, Li	Link 0, Link 0, Lane 6 Lane 7	.0. E 7							
ş		1 x16, 1 x8, 1 x4 2 x8, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	001100	1 Host	1 Upstream Socket	1 Link	00000	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 Lz	Linko, Li Lane 4 La	Link 0, Li	Link 0, Link 0, Lane 6 Lane 7	Link O, Link O, Lane 7 Lane 8	0, Link 0, 8 Lane 9	t, Link 0, 9 Lane 10	Linko, 0 Lane 11		Unk 0, Unk 0, Unk 0, Lane 12 Lane 13 Lane 14	Link 0, Lane 14	Link 0, Lane 15
RSVD	RSVD	RSVD	061011	1 Host	1 Upstream Socket	1 Link	00000			Ī		H		H		H	L	L	L	L	L		
28	2.x6	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	061010	1 Host	1 Upstream Socket	1 Unk	00000	1x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 Li	Link 0, Lane 3											
30	4×2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	051001	1 Host	1 Upstream Socket	1 Link	00000	1×2	Link 0, Lane 0	Link 0, Lane 1													
RSVD	RSVD	RSVD for future x8 encoding	001000	1 Host	1 Upstream Socket	1 Link	00000																
4C	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	111000	1 Host	1 Upstream Socket	1 Unk	00000	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 Li	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lii Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	.0, Link 0, =7 Lane 8	0, Link 0, 8 Lane 9	i, Link 0, 9 Lane 10	) Link 0, 0 Lane 11	. Link 0, 1 Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	1 Upstream Socket	1 Unk	00000	1x8*	Unk 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 L	Link 0, Li Lane 3 Li	Linko, Li Lane 4 La	Link 0, Lil Lane 5 La	Link 0, Link 0, Lane 6 Lane 7		t Host ed Disable	Host ed Disable	Host bd Disable	Host Host Host Host Host Host Host Host	Host Disabled	Host	Host Disabled
Ç.	1 x16 Option B	1x16,1x8,1x4,1x2,1x1 1x16 Option B 2x8,2x4,2x2,2x1	000101	1 Host	1 Upstream Socket	1 Link	00000	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 Li	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lii Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	Link 0, Link 0, Lane 7 Lane 8	0, Link 0, 8 Lane 9		Link 0, Link 0, Lane 10 Lane 11	. Link 0, 1 Lane 12	Link 0, Lane 13	Link 0, Link 0, Lane 13 Lane 14	Link 0, Lane 15
Q.	1 x16 Option C	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	0001000	1 Host	1 Upstream Socket	1 Link	00000	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lii Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	.0, Link 0, e.7 Lane 8	0, Link 0, 8 Lane 9	i, Link 0, 9 Lane 10	) Link 0, 0 Lane 11	Link 0, 1 Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
- P	4 x4	4 x4, 4 x2, 4 x1	060011	1 Host	1 Upstream Socket	1 Unk	00000	1x4*	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 Li	Link 0, 1 Lane 3 Dis	Host P	Host H	Host Host sabled Disable	Host Host Host Host Host Host Host Host	t Host ed Disable	Host ed Disable	Host bd Disable	Host d Disable	Host d Disabled	Host Disabled	Host Disabled
RSVD	RSVD	RSVD	000010	1 Host	1 Upstream Socket	1 Link	00000																
RSVD		RSVD		1 Host		1 Link	00000																
RSVD	RSVD	RSVD	000090	1 Host	1 Upstream Socket	1 Link	00000																

Rev <u>0.57</u>0.56

Table 29: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)

Single H	ost, Single Upst	Single Host, Single Upstream Socket, One or Two Upstream Links	sam Links		1 x16, 1 x8, 1 x4, 1 x2, 1 2 x8, 2 x4, 2 x2, 2 x1																		
Min Card	Min Card Card Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#					_	-										
Width	Name		PRSNTB[3:0]#	Host	Upstream Devices	Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3 Lz	Lane 4 La	Lane 5 La	Lane 6 Lane 7	7 Lane 8	8 Lane 9		Lane 11	Lane 10 Lane 11 Lane 12		Lane 13 Lane 14	Lane 15
u/a	Not Present	Card Not Present	061111	1 Host	1 Upstream Socket	1 or 2 Links	00090							H									
×	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	7,							
20	1 ×4	1x4,1x2,1x1	001110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x4	Link 0, Lane 0	Link 0,	Link 0, L	Link 0, Lane 3											
20	1×2	1x2,1x1	001110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×2	Link 0, Lane 0														
30	1x1	1x1	001110	1 Host	1 Upstream Socket	1 or 2 Links	00000	1x1	Link 0, Lane 0														
20	1 x8 Option B	H (4	101101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×8	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0, Host 7 Disable	Host ed Disable	Host d Disable	Host d Disabled	Host d Disabled	Host Host Host Host Host Host Host Host	Host Disabled	Host Disabled
40	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	001101	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x/8	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 Li	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0, Link 1, 7 Lane 0	, Link 1, 0 Lane 1	Link 1, Lane 2	Link 1, Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
			001100	1 Host	1 Upstream Socket	1 or 2 Links	00000	1x8	Link 0,				Н			0,1							
30	1 x8 Option D	1 x8 Option D   4 x2 (First 8 lanes), 4 x1					00000		Lane	Taue 1	Lane 2	lane 3	Lane 4 La	raue ?	Lane b Lane 7	_							
4	2	1x16,1x8,1x4 2x8,2x4,	001100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 7 Lane 8	( Link 0, B Lane 9		Link 0, D Lane 11	Link O, Link O, Link O, Lane 10 Lane 11 Lane 12	Link 0, Lane 13	Link 0, Link 0, Link 0, Lane 13 Lane 14 Lane 15	Link 0, Lane 15
RSVD	RSVD	RSVD	061011	1 Host	1 Unstream Socket	1 or 2 Links	00000							H		l	L		L				
×	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	1 Host	1 Upstream Socket	1 or 2 Links	00090	1.04	Link 0, Lane 0	Link 0,	Link 0, L	Link 0, Lane 3											
20	4 x2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	061001	1 Host	1 Upstream Socket	1 or 2 Links	00000	1×2	Link 0, Lane 0	Link 0, Lane 1													
RSVD	RSVD	RSVD for future x8 encoding	001000	1 Host	1 Upstream Socket	1 or 2 Links	00000																
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	000111	1 Host	1 Upstream Socket	1 or 2 Links	00000	1xd6	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 7 Lane 8	Link 0, 8 Lane 9	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
£C	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Lir Lane 5 La	Unk 0, Unk 0, Lane 6 Lane 7	0, Link 1, 7 Lane 0	, Unk 1, 0 Lane 1	Link 1, Lane 2	Link 1, Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
24	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 7 Lane 8	l, Link 0, 8 Lane 9	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
40	1 x16 Option C	1x16, 1x8, 1x4 2x6, 2x4, 2x2, 2x1 1x16 Option C 4x4, 4x2, 4x1	000100	1 Host	1 Upstream Socket	1 or 2 Links	00000	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 0, Lin	Link 0, Lir Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 7 Lane 8	Unk 0, B Lane 9	Link 0, Lane 10	Unk 0, 1 Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
40	4 x4	4 x4, 4 x2, 4 x1	110000	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x4*	Link 0, Lane 0	Link 0, Lane 1	Unk 0, L	Link 0, F Lane 3 Dis	Host Host Disa	Host H	Host Host Host Disabled Disabled	t Link 2, ed Lane 0	Unk 2, D Lane 1	Link 2, Lane 2	Link 2, Lane 3		Host Host Host Host Disabled	Host Disabled	Host Disabled
RSVD	RSVD		000000	1 Host	1 Upstream Socket	1 or 2 Links	00090																
RSVD		RSVD	000001	1 Host	1 Upstream Socket	1 or 2 Links	00000							+		-	-						
RSVD	RSVD	RSVD	000000	1 Host	1 Upstream Socket	1 or 2 Links	00000																



Table 30: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)

			Γ	1 x16, 1 x8, 1 x4, 1 x2, 1																			
Single Host, Single Upstream Socket, One, Two or Four Upstream Links	ur Upstream Links			2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1																			
Min Card Card Short Supported Bifurcation Modes Add-in-Card Encoding						BIF[2:0]#																	
PRSNTB[3:0]#		_ !	Host	Upstream Devices	Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2 La	Lane 3	Lane 4	Lane 5 L	tane 6	Lane 7 La	Lane 8 Lan	Lane 9 Lan	Lane 10 Lane 11	t 11 Lane 12		Lane 13 Lane 14 Lane 15	4 Lane 15	
Not Present Card Not Present Obilili	Ī	m	1 Host	1 Upstream Socket 1, 2, or 4 Links	1, 2, or 4 Links	00000		Ī															
1 x8, 1 x4, 1 x2, 1 x1 0b1110	051110		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1 x8	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 0, Lir Lane 2 La	Link 0, Lir Lane 3 La	Link 0, Lin	Link 0, Li	Link 0, Lir Lane 6 La	Link 0, Lane 7				_				
1 x4, 1 x2, 1 x1 0b1110	051110		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	134	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 0, Lir Lane 2 La	Link 0, Lane 3												
1 x2, 1 x1 061110	061110		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×2	Link 0, Lane 0	Link 0, Lane 1														
1×1 051110	001110		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1xt	Link 0, Lane 0															
1x8 Option B 2x4, 2x2, 2x1 Ob1101	061101		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	138	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 0, Lir Lane 2 La	Link 0, Lir Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Li Lane 5 La	Link 0, Lir Lane 6 La	Link 0, Hi Lane 7 Disa	Host Hc	Host He	Host Host Host Host Disabled Disabled		it Host	Host Host Host Host Disabled	Host Pd Disable	73
2 x8 Option B 4 x4, 4 x2, 4 x1 0b1101	001101		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2 x8	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 0, Lir Lane 2 Lar	Link 0, Lin Lane 3 La	Link 0, Lin	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 La	Link 0, Lin Lane 7 Lar	Link 1, Lin Lane 0 Lan	Link 1, Lin	Link 1, Lin Lane 2 Lan	Link 1, Link 1, Lane 3 Lane 4	1, Unk1,	1, Link 1, 5 Lane 6	Link 1, 5 Lane 7	
1 x8, 1 x4 Ob1100	001100		1 Host	1 Upstream Socket	1, 2, or 4 Links		1×8	Н	-	Н	-	-	-	-	Link 0,								-
1 x8 Option D 4 x2 (First 8 lanes). 4 x1						00000		Lane 0	lane 1	lane 2 Lai	Lane 3 La	Lane 4 La	Lane 5 La	lane 6 La	Lane 7				_		_		
1 x16, 1 x8, 1 x4 001100 2 x8, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1			1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x16	Link 0, Lane 0	Link 0, Li	Link 0, Lir Lane 2 La	Link 0, Lir Lane 3 La	Link 0, Lin Lane 4 La	Unko, U	Link 0, Lir Lane 6 La	Link 0, Lin Lane 7 Lar	Link 0, Lin Lane 8 Lan	Link 0, Lin Lane 9 Lan	Unk 0, Unk 0, Lane 10 Lane 11		_	Unk 0, Unk 0, Lane 13 Lane 14	Link 0, 4 Lane 15	
061011	061011	100	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000		l		H	H	H	H	H	H		H			-			
2 x4, 2 x2, 2 x1 001010 2 x4 1 x4, 1 x2, 1 x1		_	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2 x4	Link 0, Lane 0	Link 0, Lin Lane 1 La	Unk 0, Ur Lane 2 Lar	Unk 0, Ur Lane 3 La	Link 1, Lin	Link 1, U	Link 1, Lin Lane 2 La	Link 1, Lane 3								
4 k2 (First 8 lanes), 4 k1 001001 2 k2, 2 k1 1 k2 1 k2 1 k2 1 k2 1 k2 1 k2 1 k2	061001		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2×2	Link 0, Lane 0	Link 0, Lane 1		5 5	Lane 0 La	Unk 1, Lane 1										_
Г			1 Host	1 Uostream Socket	1.2. or 4 Links	00000		ı	H	H	H	H	H	H	H	H	H	H	H	ŀ	ŀ	l	i e
1 x16 Option A 1 x16, 1 x8, 1 x4, 1 x2, 1 x1 Ob0111			1 Host		1, 2, or 4 Links	00090	1x16	Unk 0, Lane 0	Link 0, Lin Lane 1 La	Unk 0, Ur Lane 2 Lai	Unk 0, Ur Lane 3 La	Link 0, Lin	Unk 0, U	Link 0, Lir Lane 6 La	Link 0, Un Lane 7 Lar	Unk0, Un Lane 8 Lan	Link 0, Lin Lane 9 Lan	Unk 0, Uni	Unk 0, Unk 0, Lane 11 Lane 12	0, Unk 0, 12 Lane 13	), Unk 0, 13 Lane 14	Link 0, 4 Lane 15	
2 x8, 2 x4, 2 x2, 2 x1 0b0110	000110		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2.18	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 0, Lir Lane 2 Lar	Link 0, Lir Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Li Lane 5 La	Link 0, Lir Lane 6 La	Link 0, Lin Lane 7 Lar	Link 1, Lin Lane 0 Lan	Link 1, Lin Lane 1 Lar	Link 1, Lin Lane 2 Lan	Link 1, Link 1, Lane 3 Lane 4	1, Unk1,	1, Link 1, 5 Lane 6	Link 1,	
1 x16, 1 x8, 1 x4, 1 x2, 1 x1   0b0101	000101		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×16	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 0, Lir Lane 2 Lar	Link 0, Lir Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Li Lane 5 La	Link 0, Lir Lane 6 La	Link 0, Lin Lane 7 Lar	Link 0, Lin Lane 8 Lan	Link 0, Lin Lane 9 Lan	Link 0, Lin Lane 10 Lan	Link 0, Link 0, Lane 11 Lane 12	0, Unk 0, 12 Lane 13	), Link 0, 13 Lane 14	J. Link 0, 4 Lane 15	- 1-
1 x16,1 x8,1 x4 0b0100 2 x8,2 x4,2 x2,2 x1 1 x16 Option C 4 x4,4 x2,4 x1	0001000		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x16	Link 0, Lane 0	Link 0, Lin Lane 1 La	Link 0, Lir Lane 2 La	Link 0, Lir Lane 3 La	Link 0, Lin Lane 4 La	Link 0, Li Lane 5 La	Link 0, Lir Lane 6 La	Link 0, Lin Lane 7 Lar	Link 0, Lin Lane 8 Lan	Link 0, Lin Lane 9 Lan	Link 0, Lin	Link 0, Link 0, Lane 11 Lane 12	0, Link 0, 12 Lane 13	3, Link 0, 13 Lane 14	1 Link 0, 4 Lane 15	- 10
4 x4, 4 x2, 4 x1 00:0011	000011		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	436	Link 0,	Linko, Lin	Link 0, Lin	Link 0, Lin	Link 1, Lin	Unk1, U	Link 1, Lin	Link 1, Lin	Link 2, Lin	Link 2, Lin	Link 2, Lin	Link 2, Link 3, Lane 3 Lane 0	3, Link3,	8, Link 8,	Link 3,	
RSVD 0b0010	000010		1 Host	1 Upstream Socket 1, 2, or 4 Links	1, 2, or 4 Links	00000				н		н	-		Н	-	-		H	Н	$\vdash$	-	
	000001	ш	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090		i				l	i										
RSVD 0b0000	000000		1 Host	1 Upstream Socket 1, 2, or 4 Links	1, 2, or 4 Links	00000																	

Rev <u>0.570.5</u>

Table 31: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)

	ngle F	Host, Two Upstre	Single Host, Two Upstream Sockets, Two Upstream Links	ķ		1x8, 1x4, 1x2, 1x1 2x8, 2x4, 2x2, 2x1																		
	lin Care	d Card Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#									_							
140   140	III S	Not Present		PRSMID[3:0]#	1 Host	2 Unstream Sorkets	Opstredm Links	00001	Nesulting Link	rane	-	-	+		+	-	-	-	-	raue	T reme 15	Talle 12	raue 14	CT AUD
14   14,14,14   00,110   1100   210		1 x8 Option &	-	001110	1 Host		2 Links	00001	1 x8	Unk 0,	_		-	_	-		0,							
1.45   1.41		134	1x4,1x2,1x1	051110	1 Host	2 Upstream Sockets	2 Links	10090	1 x4 (Socket 0 only)	Link 0, Lane 0	-			_	-									
14   14   14   14   14   14   14   14		1×2	1x2,1x1	001110	1 Host	2 Upstream Sockets	2 Links	10090	1 x2 (Socket 0 only)	Link 0, Lane 0														
140   140	U	1xt	1x1	001110	1 Host	2 Upstream Sockets	2 Links	00001	1x1 (Socket 0 only)	Unk 0, Lane 0														
1   1   1   1   1   1   1   1   1   1	U	1 x8 Option B	et ev	0b1101	1 Host	2 Upstream Sockets	2 Links	10090	1 x8 (Socket 0 only)	Link 0, Lane 0				_	_		:0, Hos	t Hos	t Host	Host ad Disable	Host ad Disable	Host d Disabled	Host	Host
146   146	U	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	001101	1 Host	2 Upstream Sockets	2 Links	10000	2 x8	Link 0, Lane 0	_	_		_	_			_		_	. Link 1, 3 Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
140   140			1x8,1x4	001100	1 Host	2 Upstream Sockets	2 Links		1x8	Link 0,		-					0,							
14.64, 48.14   14.64, 48.14   14.64	30	1 x8 Option D	4 x2 (First 8 lanes), 4 x1					Iman	(Socket U only)	naue n							Q1				_			
Sign	U	1 x16 Option E	1x16,1x8,1x4 2x8,2x4, 3 4x4,4x2 (First 8 lanes), 4x1	061100	1 Host	2 Upstream Sockets	2 Links	10000	2 x8	Link 0, Lane 0											Link 1,	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
14.10_114   14.10_114   14.00   14.0	SVD	RSVD	RSVD	061011	1 Host		2 Links	00001																
4-21   1-12	22	2.06	2x4, 2x2, 2x1 1x4, 1x2, 1x1	001010	1 Host		2 Links	00001	1 x4 (Socket 0 only)	Unk 0, Lane 0			ink 0, ane 3											
Signo   Sign	30	432	4x2 (First 8 lanes), 4x1 2x2, 2x1 1x2, 1x1	051001	1 Host	2 Upstream Sockets	2 Links	10000	1 x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1													
145,141,41,41,41   1001   10	RSVD	RSVD	RSVD for future x8 encoding	001000	1 Host	2 Upstream Sockets	2 Links	00001																
A	ي	1 x16 Option A		060111	1 Host	2 Upstream Sockets	2 Links	00001	1 x8 (Socket 0 only)	Unk 0, Lane 0							: 0, e 7							
1446 0ption 5 104.2 14.4 12.4 14.4 12.4 14.4 10.4 10.4 10.4 10.4 10.4 10.4 10	9	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	2 Upstream Sockets	2 Links	10000	2 x8	Link 0, Lane 0										_	, Link 1, 3 Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
1415   1415	١	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 9 2 x8, 2 x4, 2 x2, 2 x1	101000	1 Host	2 Upstream Sockets	2 Links	10000	2 x8	Link 0, Lane 0	_			_		_		_		_	Unk 1, B Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
444 444.44   000011 1/VGR 2 Upstream Scores 2 1/VGR 2 (FF Send 2 conf.) Link 2 Link 3	9	1 x16 Option C	1x16,1x8,1x4 2x8,2x4,2x2,2x1 5 4x4,4x2,4x1	000100	1 Host	2 Upstream Sockets	2 Links	10000	2 x8	Link 0, Lane 0											Link 1, 3 Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
RSVD         RSVD <th< td=""><td>9</td><td>4 × 4</td><td>4 x4, 4 x2, 4 x1</td><td>060011</td><td>1 Host</td><td>2 Upstream Sockets</td><td>2 Links</td><td>10000</td><td>2 x4 (EP 0 and 2 only)</td><td>Link 0, Lane 0</td><td></td><td></td><td>ink 0, ane 3</td><td></td><td></td><td></td><td>Link</td><td></td><td></td><td></td><td>-2 m</td><td></td><td></td><td></td></th<>	9	4 × 4	4 x4, 4 x2, 4 x1	060011	1 Host	2 Upstream Sockets	2 Links	10000	2 x4 (EP 0 and 2 only)	Link 0, Lane 0			ink 0, ane 3				Link				-2 m			
RSVD         RSVD         0b0001         1 Host         2 Upgrteam Sockets         2 Links         0b001           RSVD         RSVD         0b0000         1 Host         2 Upgrteam Sockets         2 Links         0b001	SVD		RSVD	000010	1 Host		2 Links	10090																
RSVD RSVD 0b0000 1 Host 2 Upstream Sockets 2 Unks			RSVD	000001	1 Host		2 Links	00001																
			RSVD	000000	1 Host	2 Upstream Sockets	2 Unks	10000																



Table 32: Bifurcation for Single Host, Four Sockets and Four Upstream Links (BIF[2:0]#=0b010)

Single H	fost, Four Upstrea	Single Host, Four Upstream Sockets, Four Upstream Links	22	٦	4 x4, 4 x2, 4x1																			
Min Card	Min Card Card Short	Supported Bifurcation Modes Add-in-Card Encoding	Add-in-Card Encoding				BIF[2:0]#																	
Width			3:0]#	Host	Upstream Devices	Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3	Lame 4	Lane 5	Lane 6 Le	Lane 7 La	Lane 8 Las	Lane 9 Lane 10	_	e 11 Lan	e 12 Lane	13 Lane	Lane 11 Lane 12 Lane 13 Lane 14 Lane 15	22
n/a	n/a Not Present	Card Not Present	001111	1 Host	4 Upstream Sockets	4 Links	000010		Ī	Ī	Ī	Ī	Ī											•
20	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110	1 Host	4 Upstream Sockets	4 Links	01000	1 x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1	Link 0, Lane 3										_	_	
20	1 x4	1 14, 1 x2, 1 x1	051110	1 Host	4 Upstream Sockets	4 Links	000010	1 x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2	Link 0, Lane 3												
30	1×2	1x2, 1x1	061110	1 Host	4 Upstream Sockets	4 Unks	01090	1x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1														
30	1x1	1x1	001110	1 Host	4 Upstream Sockets	4 Links	01090	1x1 (Socket 0 only)	Unk 0, Lane 0															
30	1 x8 Option B	1x8,1x4,1x2,1x1 2x4,2x2,2x1	001101	1 Host	4 Upstream Sockets	4 Links	01090	2 x4	Link 0, Lane 0	Unk 0, Lane 1	Link 0, 1 Lane 2	Link 0, I	Link 1, I Lane 0 L	Link1, L	Unk 1, U	Unk 1, H Lane 3 Disa	Host Hosi	Host Host	Host Host	Host Hosi	Host Host isable	st Host	LINK 0, LINK 1, LINK 1, LINK 1, LINK 1, HOST HOST HOST HOST HOST HOST HOST HOST	F 5
4C	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	101101	1 Host	4 Upstream Sockets	4 Links	00000	4 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, Lane 3	Link 1, I Lane 0 L	Link 1, L	Link 1, Li Lane 2 La	Link 1, Lin Lane 3 La	Link 2, Lin	Link 2, Lin Lane 1 Lar	Link 2, Lin Lane 2 Lan	Link 2, Link 3, Lane 3 Lane 0		Link 3, Link 3, Lane 1 Lane 2	3, Link3,	m' m
		1x8,1x6	001100	1 Host	4 Upstream Sockets	4 Links	01010	2 x4	Unko,	Link 0,	Linko, L	Link 0,	Link 1, L	Link1, L	Unk1, U	Unk1,								
30	1 x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1					ntnon		raven	=			_	_	_	5 00			_		_	_	_	
74		1x16,1x8,1x4 2x8,2x4, 1x16 Option D 4x4,4x2 First 8 lanes) 4x1	061100	1 Host	4 Upstream Sockets	4 Links	01090	4×4	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2 L	Link 0, Lane 3	Link 1, L	Link 1, L	Link 1, Li Lane 2 La	Link 1, Lin Lane 3 La	Link 2, Lin Lane 0 Lan	Link 2, Lin Lane 1 Lar	Link 2, Lin Lane 2 Lan	Link 2, Lin Lane 3 Lar	Link 3, Lin Lane 0 Lan	Link3, Link3, Lane1 Lane2	Link 3, Link 3, Lane 2 Lane 3	en' m
RSVD			061011	1 Host	4 Upstream Sockets	4 Links	000010			İ	l	ı				H		H		H	H	H		
		2 HF, 2 X2, 2 X1 1 MF, 1 X2, 1 X1	001010	1 Host	4 Upstream Sockets	4 Links	01090	2 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, 1 Lane 2	Link 0, Lane 3	Link 1, 1 Lane 0	Link 1, L	Unk 1, U	Unk 1, Lane 3								
22	4 ×2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	061001	1 Host	4 Upstream Sockets	4 Links	010010	2 x 2	Unk 0, Lane 0	Unk 0, Lane 1			Link 1, 1 Lane 0	Link 1, Lane 1										
RSVD	RSVD	RSVD for future x8 encoding	0001000	1 Host	4 Upstream Sockets	4 Links	000010			İ	l	r	H		H	H	H	H	H	H	H	H	H	
	1 x16 Option A		000111		4 Upstream Sockets	4 Links	01090	1 x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Linko, I Lane 2	Link 0, Lane 3												
4C	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	4 Upstream Sockets	4 Links	01000	2 x4 (Socket 0 & 2 only)		Link 0, Lane 1	Link 0, I Lane 2 L	Link 0, Lane 3				i) o	Link 2, Lin Lane 0 Lan	Link 2, Lin Lane 1 Lar	Link 2, Lin Lane 2 Lan	Link 2, Lane 3				
4C	1 x16 Option B	2 x8, 2 x4, 2 x2, 2 x1	101010	1 Host	4 Upstream Sockets	4 Links	01000	2 x4 (Socket 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Lane 3				il el	Link 2, Lin Lane 0 Lan	Link 2, Lin Lane 1 Lar	Link 2, Lin Lane 2 Lan	Link 2, Lane 3				
J4	1x16,1x8,1x8 2x8,2x4,2x2, 1x16 Option C 4x4 4x7 4x1	2xd	000100	1 Host	4 Upstream Sockets	4 Links	00010	4 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, I	Link 1, L	Link 1, L	Link 1, Li Lane 2 La	Link 1, Lin Lane 3 La	Link 2, Lin Lane 0 Lan	Link 2, Lin Lane 1 Lar	Link 2, Lin Lane 2 Lan	Link 2, Lin Lane 3 Lar	Link 3, Lini Lane 0 Lan	Link 3, Link 3, Lane 1 Lane 2	3, Link 3, 12 Lane 3	en' en
4C	4 ×4		000011	1 Host	4 Upstream Sockets	4 Links	00010	4×4	Unk0,	Link 0, Lane 1	Link 0, 1 Lane 2	Link 0, 1	Link 1, I	Link1, L	Link 1, U	Unk 1, Un Lane 3 La	Link 2, Lin	Link 2, Lin	Link 2, Lin	Link 2, Lin	Link3, Lini Lane 0 Lan	Link 3, Link 3, Lane 1 Lane 2	3, Link3,	m) m
RSVD				1 Host	4 Upstream Sockets	4 Links	000010			_												L		
RSVD RSVD			000001	1 Host	1 Host 4 Upstream Sockets	4 Links	01000																	П
RSVD		RSVD		1 Host	4 Upstream Sockets	4 Links	00000																	

Rev <u>0.57</u>0.56

Table 33: Bifurcation for Single Host, Four Sockets and Four Upstream Links – First 8 PCIe Lanes (BIF[2:0]#=0b011)

		5						(-	DIL	[2.0	]#-			11)									
	L	Lane 14 Lane 15													L						L	L	L
		Lane 13																					
		Lane 12																					
	Г	Lane 11 Lane 12																				Ī	
	Г	Lane 10													l						İ	T	
	Г	Lane 9													Ī						İ	l	Ī
		Lane 8	-												r								
	Г	Lane 7	-			Г				Unk 3, Lane 1	Link 3, Lane 1			Link 3, Lane 1	l						İ	T	
		Tane 6								Unk 3, Lane 0	Link 3, Lane 0			Link 3, Lane 0	l						t		
	H	Jame 5						Link 1, Lane 1	Link 1, Lane 1	Link 2, Lane 1	Lane 1		Link 1, Lane 1	Link 2, Lane 1			Link 1, Lane 1		Link 1, Lane 1	Link 1,		H	
		Lane 4						Link 1, I	Link 1, Lane 0	Link 2, I	Link 2,		Link 1, Lane 0	Link 2,			Link 1, Lane 0		Link 1,	Link 1,			
	r	Tane 3								Link 1, Lane 1	Link 1, Lane 1			Link 1, Lane 1									
		Lane 2	-							Link 1, Lane 0	Link 1, Lane 0			Link 1, Lane 0							t	H	
		Jane 1		Link 0, Lane 1	Link 0, Lane 1	Link 0, Lane 1		Link 0, Lane 1	Link 0, Lane 1	Link 0, I	Link 0, 1		Link 0, Lane 1	Lane 1		Link 0, Lane 1	Link 0, Lane 1	Link 0, Lane 1	Link 0, Lane 1	Link 0,			
	H	Lane 0	-	Link 0, L	Link 0, L	Link 0, L	Link 0, Lane 0	Link 0, L	Link 0, L	Link 0, L	Link 0, L		Link 0, L	Link 0, L	l	Link 0, L	Link 0, L	Link 0, L	Lane 0	Link 0, 1	Н	H	
			ı						_											_	_		
		Resulting Link		1 x2 (Socket 0 only)	1x2 (Socket 0 only)	1 x2 (Socket 0 only)	1x1 (Socket 0 only)	2 x2 Socket 0 & 2 only)	2 x2 (Socket 0 & 2 only)	4 x2	4 22		2 x2 (Socket 0 & 2 only)	4 x2		1 x2 (Socket 0 only)	2 x2 Socket 0 & 2 only)	1 x2 (Socket 0 only)	2 x2 (Socket 0 & 2 only)	4 x2 (Socket 0 & 2 only)		٠	
		#[7:7]#B	06011	00011	00011	00011	11090	06011	00011	06011	00011	00011	00011	00011	00011	00011	06011	00011	00011 (3	06011	00011	00011	P011
		_	ш									H								Н	H	┝	H
		Uostream Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	4 Links	41inks
th.		evices	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets	Sockets
4 x2, 4x1		Unstream Devices	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	Inctream
		Host		1 Host 4	Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	1 Host 4	l Host 4	1 Host 4	1 Host 4	Host 4	1 Host 4		1 Host 4 Hostream Sockets
50			t	#	H	H	11	Ħ	Ħ	#	#	11	÷.	÷	H	11	÷	÷	÷	#	11	11	-
Single Host, Four Upstream Sockets, Four Upstream Links - First 8 lanes	Add-in-Card	PRSNTB13:01#	061111	001110	001110	001110	001110	101100	101100	051100	001100	061011	061010	061001	0001000	050111	00110	000101	0P0100	110001	0100010	00001	0000
am Links		2 6	90	90	8	8	90	00	o o			г	8				8		ă	8	100	90	and and
our Upstre	rcation Mo		ent	1111				txt.	, 2 x1	nes), 4 x1	A to lanes)			nes), 4 x3	re x8 enco	4, 1×2, 1×	, 2×1	4,1x2,1x	4, 2×1				
Sockets, F.	pported Bifurcation Modes		Card Not Present	x8, 1 x4, 1 x2, 1 x1	.x4,1x2,1x1	1x2,1x1	12	1x8 Option B 2x4,2x2,2x1	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	1x8,1x4 2x4, 1x8 Option D 4x2 (First 8 lanes), 4x1	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	RSVD	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	RSVD for future x8 encoding	1x16, 1x8, 1x4, 1x2, 1x1	2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	4 x4, 4 x2, 4 x1	RSVD	RSVD	2
Upstream	8	_		4	_	_	134	ion 8 2 x		11 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 x 2 x tion D 4 xe	RS			RS	**	<	1x Xion B 2x	13 23 tion C 4 xe		RSI	RS	30
fost, Four L		Width Name	n/a Not Present	1 x8 Option	1 X4	1×2	1x1	1 x8 Opt	2 x8 Option B	1 x8 Opt	1 x16 Opt	RSVD	2 x4	4 x2	RSVD	1 x16 Option A	2 x8 Option	1 x16 Opt	1 x16 Op	4 xd			
Single h		Width	n/a	×	×	×	22	×	40	S	40	RSVD	22	×	RSVD	40	40	40	ş	29	RSVD	RSVD	DOVID



Table 34: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)

1000   1000	Dual Ho.	t, Two Upstream	Dual Host, Two Upstream Sockets, Two Upstream Links			2 x8, 2 x4, 2 x2, 2 x1																		
14, 14, 12, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14	Min Card	Card Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#							H	_	L	L						
Control   Cont	Width			PRSNTB[3:0]#		Upstream Devices	Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3 La	Lane 4 Lan	Lane 5 Lar	Lane 6 Lan	Lane 7 Lane 8		9 Lane	10 Lane	11 Lane	12 Lane 1	3 Lane 1/	Lane 9 Lane 10 Lane 11 Lane 12 Lane 13 Lane 14 Lane 15
14.3.44,42.144   Online   21000			Card Not Present	051111		2 Upstream Sockets	2 Links	00101																
1.4.1.2.1.4.4   0.1119   21002   21005000000   210155   0.00.00     1.0.1.4.1.4.1.1.1   0.1119   21002   210050000000000000000000000000000000000	30	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110		2 Upstream Sockets	2 Links	10100	1 x8 (Host 0 only)	Link 0, Lane 0	Link 0, L	Link 0, Li Lane 2 La	Linko, Li Lane 3 La	Link 0, Lir Lane 4 Lar	Link 0, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	k0,							
1.0.1.1.4]   0.11.89   2.1000   2.1000   2.1000   2.1000   2.000   2.1000   2.000	20		1x4,1x2,1xd	001110	2 Host	2 Upstream Sockets	2 Links	10190	1 x4 (Host 0 only)	Link 0, 1	Link 0, L	Linko, Li Lane 2 La	Link 0, Lane 3											
14   14   15   15   15   15   15   15	20	1x2	1x2,1x1	001110	2 Host	2 Upstream Sockets	2 Links	00101	1x2 (Host 0 only)	-	Link 0, Lane 1													
1.0   1.0	9	1x1		001110	2 Host	2 Upstream Sockets	2 Unks	00101	1x1 (Host 0 only)	Link 0, Lane 0														
A	20		1 x8, 1 x4, 1 x2, 1 x1 2 x4, 2 x2, 2 x1	001101	2 Host	2 Upstream Sockets	2 Links	00101	1 x8 (Host 0 only)	Link 0, L	Link 0, 1 Lane 1 L	Link 0, Li Lane 2 La	Link 0, Li Lane 3 La	Link 0, Lir Lane 4 Lai	Link 0, Lin Lane 5 Lar	Link 0, Link 0, Lane 5 Lane 7	Link O, Host Host Host Host Host Host Host Host	st Host	t Host	t Host	t Host	Host ed Disable	Host d Disable	Host Disabled
14.1.44   20.100   2	2		2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	061101	2 Host	2 Upstream Sockets	2 Links	00101	2 x8	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, Li Lane 2 La	Link 0, Li Lane 3 La	Link 0, Lir Lane 4 Lar	Link 0, Lin Lane 5 Lar	Link 0, Link Lane 6 Lan	Link 0, Link 1, Lane 7 Lane 0	1, Link 1,	1, Link1,	1, Link 1,	1, Link 1,	l, Link 1, 4 Lane 5	Link 1,	Link 1, Lane 7
10.00   10.0			1x8,1x4	001100		2 Upstream Sockets	2 Links	101101	1x8	Link 0,	Link 0, L	Link 0, Li	Link 0, Li	Link 0, Lir	Link 0, Lin	Link 0, Link 0,	k 0,							
1,145, 14.1   1.44	u	1 x8 Option D	4 x2 (First 8 lanes), 4 xd					10100	and the second	-							,		_	_	_	_	_	
100.00   1	Ų	1 x16 Option D	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 4 x4, 4 x2 (First 8 lanes), 4 x1	001100		2 Upstream Sockets	2 Links	10100	2 x8	Link 0, Lane 0	Link 0, 1 Lane 1 L	Link 0, Li Lane 2 La	Link 0, Li Lane 3 La	Link 0, Lir Lane 4 La	Link 0, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	Link 0, Link 1, Lane 7 Lane 0	1, Link 1, e 0 Lane 1	1, Unk 1,	1, Link 1,	1, Link1, :3 Lane4	1, Link 1, 4 Lane 5	Link 1, Lane 6	Link 1, Lane 7
A 2 4 2 4 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4				001011		2 Upstream Sockets	2 Links	00101				H												
A C		*		061010		2 Upstream Sockets	2 Links	10190	1 x4 (Host 0 only)	Link 0, 1	Link 0, L	Link 0, Li Lane 2 La	Link 0, Lane 3											
2000   Contract according   20,000   2,000	2		4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	061001	2 Host	2 Upstream Sockets	2 Links	06101	1x2 (Host 0 only)	Link 0, 1	Link 0, Lane 1													
145, 145, 144, 145, 144   000111   21400   214001000000000000000000000000000000000	GASS			001000	2 Host	2 Upstream Sockets	2 Links	06101																
2.4.3.4.4.2.3.4   DOUBD   2.1600   2.	9	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	000111		2 Upstream Sockets	2 Unks	00101	1x8 (Host 0 only)	Lane 0	Link 0, L	Link 0, Li Lane 2 La	Linko, Li Lane 3 La	Link 0, Lir Lane 4 Las	Link 0, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	k0,							
15   15   15   15   15   15   15   15	25	⋖	2 x8, 2 x4, 2 x2, 2 x1	000110	2 Host	2 Upstream Sockets	2 Links	10140	2 x8	Unk 0, I	Link 0, 1 Lane 1 L	Link 0, Li	Linko, Li Lane 3 La	Link 0, Lir Lane 4 Lai	Link 0, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	Link 0, Link 1, Lane 7 Lane 0	1, Unk 1,	1, Unk1,	1, Unk 1,	1, Unk1,	1, Link 1, 4 Lane 5	Lane 6	Unk 1, Lane 7
14.6.   14.6	9		1 x16, 1 x8, 1 x4, 1 x2, 1 x1 2 x8, 2 x4, 2 x2, 2 x1	00000	2 Host	2 Upstream Sockets	2 Links	00101	2 x8	Unk 0, I	Linko, L		Linko, Li Lane 3 La	Linko, Lir Lane 4 Lai	_	_	Link 0, Link 1, Lane 7 Lane 0	1, Unk1,	1, Unk1,	1, Unk1, 2 Lane 3	1, Unk1,	I, Link I, 4 Lane 5	Lane 6	Unk 1, Lane 7
444,472,441   00:0011   214:01 2 Upsteem Society 2 Links (bit)   150:00   150:001   214:01 2 Upsteem Society 2 Links (bit)   150:00   150:001 2 Upsteem Society 2 Links (bit)   150:00   150:001 2 Upsteem Society 2 Links (bit)   150:001 2 Upsteem Society 2 Links (bit)   150:001 2 Upsteem Society 2 Links (bit)   150:001 2 Upsteem Society 2 Links (bit)   150:001 2 Upsteem Society 2 Links (bit)   150:001 2 Upsteem Society 2 Links (bit)   150:001 2 Upsteem Society 2 Links (bit)   150:001 2 Upsteem Society 2 Upsteem	9	1 x16 Option C	2x1	0001000		2 Upstream Sockets	2 Links	00101	2 x8	Link 0, 1 Lane 0	Link 0, L	Link 0, Li Lane 2 La	Linko, Li Lane 3 La	Link 0, Lir Lane 4 Las	Link 0, Lin Lane 5 Lar	Link 0, Link Lane 6 Lan	Link 0, Link 1, Lane 7 Lane 0	1, Link 1, 0 Lane 1	1, Link 1,	1, Link 1,	1, Link1, 13 Lane 4	I, Link I, 4 Lane 5	Lane 6	Link 1, Lane 7
RSVD   Opc0010   2 Host   2 Upstream Societs   2 Links   Obt   O	90		4 x4, 4 x2, 4 x1	110000	2 Host	2 Upstream Sockets	2 Links	10190	2 x4 (EP 0 and 2 only)	Link 0, 1	Linko, L	Unko, Ui	Link 0, Lane 3				Unk 1, Lane 0	1, Unk1,	1, Unk1,	1, Link 1,	7 00			
RSVD 000001 2 Host 2 Upstream Societs 2 Links 05101	SSVD			000010	-	2 Upstream Sockets	2 Unks	000101																
DOUR Sinks Sinks Sinks Object	RSVD			Ī	2 Host	2 Upstream Sockets	2 Links	06101																
hard consess courses course	RSVD			Ī	2 Host	2 Host 2 Upstream Sockets	2 Links	00101																

Rev <u>0.570.5</u>

Table 35: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)

200		Quad Host, Four Upstream Sockets, Four Upstream Links	5		4 x4, 4 x2, 4 x1																		
2	Min Cord Cord Short	Supported Bifurcation Modes	Add-in-Card				*(0-0300						_										
Width Name	Name		PRSNTB(3:0)#	Host	Upstream Devices	Upstream Links	*fazzlaia	Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5 La	Lane 6 Lane 7		Lane 8 Lane 9	_	0 Lane 1	Lane 10 Lane 11 Lane 12	Lane 13	Lane 13 Lane 14	Lane 15
n/a	Not Present	Card Not Present	0b1111	4 Host	4 Upstream Sockets	4 Links	001100												I				
30	1 x8 Option A	1x8, 1x4, 1x2, 1x1	001110	4 Host	4 Upstream Sockets	4 Links	00110	1 x4 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Lane 3											
20	1 x4	1x4, 1x2, 1x1	001110	4 Host	4 Upstream Sockets	4 Links	001100	1 x4 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Lane 3											
32	1 x2	112,114	001110	4 Host	4 Upstream Sockets	4 Links	00110	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1×1	1x1	001110	4 Host	4 Upstream Sockets	4 Links	00110	1 x1 (Host 0 only)	Link 0, Lane 0														
20	1 x8 Option B	1 x8, 1 x4, 1 x2, 1 x1 2 x4, 2 x2, 2 x1	001101	4 Host	4 Upstream Sockets	4 Links	00110	2 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 1, Lir Lane 0 Lar	Link 1, Lin Lane 1 Lai	Link 1, Link 1, Lane 2 Lane 3	t 1, Host e 3 Disable	Host Host Host Host Host Host Host Host	Host ed Disable	Host ed Disable	Host ed Disable	Host d Disabled	Host Disabled	Host
90	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	001101	4 Host	4 Upstream Sockets	4 Links	00110	4 × 4	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 1, Lir Lane 0 Lar	Link 1, Lin Lane 1 Lai	Unk 1, Unk 1, Lane 2 Lane 3	r 1, Unk 2, e 3 Lane 0	r 2, Link 2, e 0 Lane 1	f, Unk 2, 1 Lane 2	Link 2, 2 Lane 3	Link 3,	Link 3, Lane 1	Link 3, Lane 2	Link 3, Lane 3
		1 x8, 1 x4	001100	4 Host	4 Upstream Sockets	4 Links		2 x4	Link 0,	-	-	_	-	-	-	1,							
20	1 x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1					06110		Lane 0	Lane 1	Lane 2	lane 3	lane 0	Lane 1	Lane 2 Lane 3	m au							
		1x16,1x8,1x4 2x8,2x4,	001100	4 Host	4 Upstream Sockets	4 Links	00110	4 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li Lane 3 La	Link 1, Lir Lane 0 Lar	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3		Link 2, Link 2, Lane 0 Lane 1	t, Link 2, 1 Lane 2	Link 2, 2 Lane 3	Link 3,	Link 3, Lane 1	Link 3, Lane 2	Link 3, Lane 3
9570	1 XIS Uption D	1 XIS Uption D 4 X4, 4 X2 (First 8 lanes), 4 X1	081011	A Moore	4 Horizon Codesir	Allohe	06110											-	-	ļ	ļ		l
	2.x4	2 x4, 2 x2, 2 x1 1 x5 1 x2 1 x1	001010	4 Host	4 Upstream Sockets	4 Links	00110	2 x4	Link 0,	Link 0,	Link 0, L	Link 0, Li	Link 1, Lir	Link 1, Lir	Link 1, Link 1, Lane 2 Lane 3	4 m			L	L			L
	3	hes), 4 x1	001001	4 Host	4 Upstream Sockets	4 Links	001100	2×2	Link 0, Lane 0														
0/	RSVD	future x8 encoding	001000	4 Host	4 Upstream Sockets	4 Links	00110							-				ŀ	ļ	ļ	ļ	L	L
	1 x16 Option A	1x16, 1x8, 1x4, 1x2, 1x1	060111	4 Host	4 Upstream Sockets	4 Links	00110	1 x4 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Lane 3											
4C	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	4 Host	4 Upstream Sockets	4 Links	00110	2 x4 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Lane 3				Link 2, Lane 0	Link 2, Link 2, Lane 0 Lane 1	t, Link 2, 1 Lane 2	Link 2, 2 Lane 3				
40	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option 8 2 x8, 2 x4, 2 x2, 2 x1	000101	4 Host	4 Upstream Sockets	4 Links	00110	2 x4 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Lane 3				Lin	Link 2, Link 2, Lane 0 Lane 1	i, Link 2, 1 Lane 2	Link 2, 2 Lane 3				
40	1 x16 Option C	1x16,1x8,1x4 2x8,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	0001000	4 Host	4 Upstream Sockets	4 Links	06110	\$X \$	Link 0, Lane 0	Link 0, Lane 1	Link 0, L	Link 0, Li	Link 1, Lir Lane 0 Lar	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3		Link 2, Link 2, Lane 0 Lane 1	t, Link 2, 1 Lane 2	Link 2, 2 Lane 3	Link 3,	Link 3, Lane 1	Link 3, Lane 2	Link 3, Lane 3
40	4 x4	4 x4, 4 x2, 4 x1	000011	4 Host	4 Upstream Sockets	4 Links	00110	4 84	Link 0,	Link 0,	Link 0, L	Link 0, Li	Link 1, Lir Lane 0 Lan	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3	c1, Link 2, e 3 Lane 0	c2, Link2, e0 Lane1	t, Link 2,	Link 2,	Link 3,	Link 3,	Link 3, Lane 2	Link 3,
0	RSVD		0100010	4 Host	4 Upstream Sockets	4 Links	00110			Н	н		н	Н	-	-	_	Н	-	Н	-		Н
RSVD	RSVD	RSVD	000001	4 Host	4 Upstream Sockets	4 Links	00110																
QAS	RSVD		0000000	4 Host	4 Upstream Sockets	4 Links	00110																



Table 36: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links – First 8 lanes (BIF[2:0]#=0b111)

H pen	ost, Four Upstrea	Quad Host, Four Upstream Sockets, Four Upstream links, First 8 PCIe lanes	s, First 8 PCIe lane:	,,	4x2,4x1					-		-		-							İ	Ì	
fin Card	Min Card Card Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#																
Width	- 1		PRSNTB(3:0)#	Host		Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2 La	Lane 3 Lan	Lane 4 Lane 5	5 Lane 6	_	Lane 7 Lane 8		Lane 10	Lane 11	Lane 12	Lane 9 Lane 10 Lane 11 Lane 12 Lane 13 Lane 14 Lane 15	ane 14	ane 15
n/a	Not Present	Card Not Present	061111	4 Host	_	4 x2 Links	06111														Ī	Ī	
30	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	001110	4 Host	4 Upstream Sockets	4 x2 Links	001111	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1 x4	1 x4, 1 x2, 1 x1	001110	4 Host	4 Upstream Sockets	4 x2 Links	06111	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1×2	1x2,1x1	001110	4 Host	4 Upstream Sockets	4 x2 Links	06111	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1x1	1x1	001110	4 Host	4 Upstream Sockets	4x2 Links	05111	1x1 (Host 0 only)	Link 0, Lane 0														
20	1 x8 Option B	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	101101	4 Host	4 Upstream Sockets	4 x2 Links	06111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Lane 1 Dis	Host H	Host Link	Link 2, Link 2, Lane 0 Lane 1	2, Host	Host Host Link2, Link2, Host Host Host Host Host Host Host Host	Host d Disabled	Host Disabled	Host	Host Disabled	Host	Host Disabled D	Host isabled D	Host
900	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 4 x6, 4 x2, 4 x1	101101	4 Host	4 Upstream Sockets	4 x2 Links	06111	2 x2 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, P	Host Host Disabled Disabled		Link 2, Link 2, Lane 0 Lane 1	2, Host	Host Host Host Host Host Host Host Host	Host d Disabled	Host d Disabled	Host	Host Disabled	Host	Host Disabled D	Host isabled D	Host
		1 x8, 1 x4	001100	4 Host	4 Upstream Sockets	4 x2 Links		4×2	Link 0,	-	_		-	_	-								
20	1 x8 Option D	1 x8 Option D   4 x2 (First 8 lanes), 4 x1					06111		Lane 0	lane 1	lane 0	Lane 1 Lan	Lane 0 Lane 1	1 lane 0	0 Lane 1								
		1 x16, 1 x8, 1 x4	0b1100	4 Host	4 Upstream Sockets	4 x2 Links		4 x 2	Link 0,	_		_	-	-	_							l	
40	1 x16 Option D	1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1					06111		Cane 0	lane 1	lane 0	Lane 1 Lan	lane 0 lane 1	1 lane 0	0 Lane 1								
RSVD	RSVD	RSVD	061011	4 Host	4 Upstream Sockets	4 x2 Links	06111																
20	2 x4	2 x6, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	010100	4 Host	4 Upstream Sockets	4 x2 Links	001111	2 x2 (Host 0 & 1 only)	Link 0, Lane 0	Linko, U	Unk 1, Ur Lane 0 Lan	Unk 1, Lane 1											
		4 x2 (First 8 lanes), 4 x1	100100	4 Host	4 Upstream Sockets	4 x2 Links		4 x2	Link 0,	-		Link 1, Link	Link 2, Link 2,	2, Link 3,	L Link 3,								
30	4×2	2 x2, 2 x1 1 x2, 1 x1					06111		Lane 0	Lane 1 L2	lane 0 La	Lane 1 Lan	lane 0 Lane 1	1 lane 0	0 Lane 1								
RSVD	RSVD	RSVD for future x8 encoding	001000	4 Host	4 Upstream Sockets	4 x2 Links	06111														l	r	
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	111090	4 Host	4 Upstream Sockets	4 x2 Unks	06111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	4 Host	4 Upstream Sockets	4x2 Unks	06111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
40	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	4 Host	4 Upstream Sockets	4x2 Links	06111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
		1x16,1x8,1x4	0001000	4 Host	4 Upstream Sockets	4 x2 Links	000111	2x2	Link 0,	Link 0,		un I	Link 2, Link 2,	2,									
4C	1 x16 Option C	1 x16 Option C 4 x4, 4 x2, 4 x1					11100	The second		1		3	_										
40	4 x4	4 x6, 4 x2, 4 x1	000011	4 Host	4 Upstream Sockets	4 x2 Links	001111	2 x2 (Host 0 & 2 only)	Link 0,	Link 0,		Lin	Link 2, Link 2, Lane 0 Lane 1	2,									
0			000010	4 Host	4 Upstream Sockets	4 x2 Links	00111				H		-								l	t	
RSVD RSVD		RSVD	00001	4 Host	4 Upstream Sockets	4 x2 Links	06111																
RSVD	RSVD	RSVD	0000000	4 Host	4 Upstream Sockets	4 x2 Links	00111																

# 3.9 Power Capacity and Power Delivery

There are four permissible power states: NIC Power Off, ID Mode, Aux Power Mode (S5), and Main Power Mode (S0). The transition of these states is shown in Figure 74. The max available power envelopes for each of these states are defined in Table 37.

AC Power On PWR\_DIS = 0 PERST# = 0 PWR\_DIS = 0 PERST# = 1 PWR\_DIS = 1 PERST# = 0 NIC Power Off ID Mode Main (S0) Aux (S5) 3.3V A ux Off 3.3V Aux 3.3V Aux On, but car On, but can only use up 12V 12V 12V On to aux to ID budget budget Wake / NC-SI Over RBT Wake / NC-SI Over RBT Enabled Enabled System Power-down
PWR\_DIS = 0 PWR\_DIS = 1 PERST# = 0 PERST# = 0 AC Power Off PWR DIS = 1 PWR DIS = x PERST# = x

Figure 74: Baseboard Power States

Table 37: Power States

Power State	PWRDIS	PERSTn	FRU	Scan Chain	RBT Link	3.3V	12V
NIC Power Off	Low	Low					
ID Mode	High	Low	Х	Х		Х	Х
Aux Power Mode (S5)	Low	Low	Х	Х	Х	Х	Х
Main Power Mode (S0)	Low	High	Х	Х	Х	Х	Х

#### 3.9.1 NIC Power Off

In NIC power off mode, all power delivery has been turned off or disconnected from the baseboard. Transition to this state can be from any other state.

#### 3.9.2 ID Mode

In the ID Mode, only 3.3V Aux is available for powering up management only functions. FRU accesses are only allowed in this mode. An add-in card shall transition to this mode when PWRDIS=1 and PERST#=0.

### 3.9.3 Aux Power Mode (S5)

In Aux Power Mode provides both 3.3V Aux as well as 12V Aux is available. 12V Aux may be used to deliver power to the add-in card, but only up to the Aux budget of 35W. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=0.



#### 3.9.4 Main Power Mode (S0)

In Main Power Mode provides both 3.3V and 12V (Main) across the OCP connector. The add-in card operates in full capacity. Up to 80W may be delivered on 12V, and 3.63W on the 3.3V pins. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=1.

#### 3.10 Power Supply Rail Requirements and Slot Power Envelopes

The baseboard provides 3.3Vaux and 12Vaux/main to both the Primary and Secondary connectors. The rail requirements are leveraged from the PCIe CEM 4.0 specification. For OCP NIC 3.0 cards, the requirements are as follows:

Table 38: Baseboard Power Supply Rail Requirements – Slot Power Envelopes

Power Rail	15W Slot	25W Slot	35W Slot	80W Slot	150W
	Small Card	Small Card	Small Card	Small Card	Large Card
	Hot Aisle	Hot Aisle	Hot Aisle	Cold Aisle	Cold Aisle
3.3V					
Voltage Tolerance	±9% (max)	±9% (max)	±9% (max)	±9% (max)	±9% (max)
Supply Current					
ID Mode	375mA (max)	375mA (max)	375mA (max)	375mA (max)	375mA (max)
Aux Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Main Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Capacitive Load	150μF (max)	150μF (max)	150μF (max)	150μF (max)	300μF (max)
12V					
Voltage Tolerance	±8% (max)	±8% (max)	±8% (max)	±8% (max)	±8% (max)
Supply Current					
ID Mode	100mA (max)	100mA (max)	100mA (max)	100mA (max)	100mA (max)
Aux Mode	0.7A (max)	1.1A (max)	1.5A (max)	3.3A (max)	6.3A (max)
Main Mode	1.25A (max)	2.1A (max)	2.9A (max)	6.6A (max)	12.5A (max)
Capacitive Load	500μF (max)	500μF (max)	1000μF (max)	1000μF (max)	2000µF (max)

**Note:** While cards may draw up to the published power ratings, the baseboard vendor shall evaluate its cooling capacity for each slot power envelope.

# 3.11 Hot Swap Considerations for 12V and 3.3V Rails

For baseboards that support system hot (powered on) add-in card insertions and extractions, the system implementer shall consider the use of hotswap controllers on both the 12Vmain/aux and 3.3Vaux pins to prevent damage to the baseboard or the add-in card. Hotswap controllers help with in-rush current limiting while also providing overcurrent protection, undervoltage and overvoltage protection capabilities.

The hotswap controller may gate the 12Vmain/aux and 3.3Vmain/aux based on the PRSNTB[3:0]# value. Per Section 3.6.3, a card is present in the system when the encoded value is not 0b1111. The PRSNTB[3:0]# may be AND'ed together and connected to the hotswap controller to accomplish this result. Per the OCP NIC 3.0 mechanical definition (3.1.1Section XXX), the present pins are short pins and engage only when the card is positively seated.

Baseboards that do not support hot insertion, or hot extractions may opt to not implement these features.

Commented [NT7]: 500uF/500uF/1000uF/1000uF/2000uF. Tentative. Waiting for recommended values from system vendors.

# **3.12 Power Sequence Timing Requirements**

The following figure shows the power sequence of PRSNTB[3:0]#, 3.3Vaux, 12Vaux/12Vmain relative to PWRDIS, BIF[2:0]#, PERSTn\*, the add-in card power ramp and NIC\_PWR\_GOOD.

Figure 75: Power Sequencing




Table 39: Power Sequencing Parameters

Parameter	Value	Units	Description
T <sub>ss</sub>	20	ms	Max time between system 3.3Vaux and 12Vaux/main ramp to power stable.
T <sub>PL</sub>	<mark>&lt;\$</mark>	ms	Max time between the NIC payload power ramp to NIC_PWR_GOOD assertion
T <sub>NPG</sub>	<mark><?</mark></mark>	ms	Max time between NIC power stable and NIC_PWR_GOOD assertion.
T <sub>PVPERL</sub>	>100	ms	Max time between PWRDIS deassertion and PERST# deassertion. This value is from the PCIe CEM Specification, Rev 4.0.



# 4 Management

OCP NIC 3.0 card management is an important aspect to overall system management. This section specifies a common set of management requirements for OCP NIC 3.0 implementations. There are three types of implementations (RBT+MCTP\_No\_Management\_Type, RBT Type, and MCTP Type) depending on the physical sideband management interfaces, transports, and traffic supported over different transports. An OCP NIC 3.0 implementation shall support at least one type of implementation for card management. A No Management implementation should not be used for an Ethernet add-in card.

#### 4.1 Sideband Management Interface and Transport

OCP NIC 3.0 sideband management interfaces are used by a Management Controller (MC) or Baseboard Management Controller (BMC) to communicate with the NIC. Table 40 summarizes the sideband management interface and transport requirements.

Table 40: Sideband Management Interface and Transport Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	<u>Type</u>		Type
NC-SI 1.1 or later compliant RMII Based Transport (RBT)	Required	Required	N/A
including physical interface defined in Section 10 of			
DSP0222-			
I <sup>2</sup> C compliant physical interface for FRU EEPROM	Required	Required	Required
SMBus 2.0 compliant physical sideband interface	Required	<u>N/A</u>	Required
Management Component Transport Protocol (MCTP) Base	Required	N/A	Required
1.3 (DSP0236 1.3 compliant) on over MCTP/SMBus Binding			
(DSP0237 1.1 compliant)			
PCIe VDM compliant physical sideband interface	<u>Optional</u>	Optional	Optional
Management Component Transport Protocol (MCTP) Base	<u>Optional</u>	Optional	Optional
1.3 (DSP0236 1.3 compliant) overn MCTP/PCIe VDM Binding			
(DSP0238 1.0 compliant)			

### 4.2 NC-SI Traffic

DSP0222 defines two types of NC-SI traffic: Pass-Through and Control. Table 41 summarizes the NC-SI traffic requirements.

Table 41: NC-SI Traffic Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	<u>Type</u>		Type
NC-SI Control over RBT (DSP0222 1.1 or later compliant)	Required	Required	<u>N/A</u>
NC-SI Control over MCTP (DSP0261 1.2 compliant)	<u>Required</u>	<u>N/A</u>	Required
NC-SI Pass-Through over RBT (DSP0222 1.1 compliant)	<u>Required</u>	Required	<u>N/A</u>
NC-SI Pass-Through over MCTP (DSP0261 1.2 compliant)	<u>Optional</u>	N/A	<u>Optional</u> Re
			commende
			d

Note: A Management Controller (MC) implementation is allowed to use the RBT interface on an RBT+MCTP Type interface on an or RBT Type card for NC-SI Control traffic without enabling NC-SI pass-through.

**Commented [PCK8]:** Many current Intel products do not support MCTP over PCIe at the same time as RBT. We would like to create RBT cards that don't require PCIe

Rev <u>0.570.56</u>

# 4.3 Management Controller (MC) MAC Address Provisioning

An OCP NIC 3.0 compliant card that supports NC-SI pass-through shall provision one or more MAC addresses for Out-Of-Band (OOB) management traffic. The number of MC MAC addresses provisioned is implementation dependent. These MAC addresses are not exposed to the host(s) as available MAC addresses. The MC is not required to use these provisioned MAC addresses. Table 42 summarizes the MC MAC address provisioning requirements.

Table 42: MC MAC Address Provisioning Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	<u>Type</u>		Type
One or more MAC Addresses shall be provisioned for the	Required	Required	<u>Optional</u>
MC.			
The OCD platforms resulted the NIC year day allocated NAAC			
The OCP platform may use the NIC vendor allocated MAC addresses for the BMC. Each management channel requires			
a dedicated MAC address. Some platforms may employ			
multiple BMCs (or virtual BMCs) each with a dedicated MAC			
address. The NIC may also support multiple partitions on a			
physical port.			
The recommended MAC address allocation scheme is stated			
below.			
Assumptions			
Assumptions:  1. The number of BMCs or virtual BMCs is the same as			
the number of hosts (1:1 relationship between each			
host and the BMC).			
The maximum number of partitions on each port is			
the same.			
<u></u>			
<u>Variables:</u>			
<ul><li>num_ports - Number of Ports on the OCP NIC</li></ul>			
<ul><li>max_parts - Maximum number of partitions on a</li></ul>			
<u>port</u>			
<ul> <li>num_hosts - Number of hosts supported by the</li> </ul>			
<u>NIC</u>			
<ul> <li>first addr - The MAC address of the first port</li> </ul>			
on the first host for the first partition on that port			
<ul> <li>host addr[i] - base MAC address of i<sup>th</sup> host (0</li> </ul>			
≤ i ≤ num hosts-1)			
• bmc addr[i] - base MAC address of i <sup>th</sup> BMC (0			
≤ i ≤ num hosts-1)			
<del></del>			
Formulae:			

**Commented [HS9]:** Need to add a recommended scheme for MAC address provisioning. Yuval, Sai, and Hemal to propose text.

http://opencompute.org

93



1.	host_addr[i] = first_addr +			
	i*num ports*(max parts+1)			
<u>2.</u>	The MAC address used by ith host on port j for			
	the partition k, where $0 \le i \le num \ hosts-1, 0 \le i$			
	$\leq$ num ports-1, and $0 \leq k \leq$ max parts-1 is			
	host addr[i] + j*max parts + k			
3.	bmc_addr[i] = host_addr[i] +			
	num ports*max parts			
<del>1.</del> 4.	The MAC address used by ith BMC on port j,			
	where 0 ≤ i ≤ num hosts-1 and 0 ≤ j ≤ num ports			
	-1 is bmc_addr[i] + i			
Support a	t least one of the following mechanism for	Required	Required	<u>Optional</u>
provisione	ed MC MAC Address retrieval:			
•NC-SI	Control/RBT (DSP0222 1.1 or later compliant)			
Note:	This capability is planned to be included in revision			
1.2 of	the NC-SI specification.			
NC-SI	Control/MCTP (DSP0261 1.2 or later compliant)			

### 4.4 Temperature Reporting

An OCP NIC 3.0 implementation can have several silicon components including one or more ASICs implementing NIC functions and one or more transceiver modules providing physical network media connectivity. For the system management, it is important that temperatures of these components can be retrieved over sideband interfaces.

# The temperature reporting interface is required for all OCP NIC 3.0 compliant cards with a TDP > 10W.

The temperature reporting interface shall be accessible in Aux Power Mode (S5), and Main Power Mode (S0). Table 43 summarizes temperature reporting requirements. These requirements improve the system thermal management and allow the baseboard management device to access key component temperatures on an OCP NIC 3.0 card.

Table 43: Temperature Reporting Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	<u>Type</u>		Type
ASIC Temperature Reporting	Required	Required	Required
	for ASIC	for ASIC	for ASIC
	with TDP >	with TDP >	with TDP >
	<u>10W</u>	10WReco	10WReco
		mmended	mmended
Transceiver Modules Temperature Reporting	Required	Required R	Required R
		ecommend	ecommend
		ed	ed

Rev <u>0.57<del>0.5</del></u>

	,		
Support the following mechanism for temperature reporting:  PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)	Required	RequiredRecommend	RequiredR ecommend ed
When the temperature sensor reporting function is implemented, the temperature reporting accuracy on the card shall be within ±3°C	Required	RequiredR ecommend ed	RequiredR ecommend ed
Support for NIC self-shutdown.	Required	Required	Required
The purpose of this feature is to "self-protect" the NIC from permanent damage due to high operating temperature experienced by the NIC.			
The NIC shall monitor its temperature and shut-down itself as soon as the threshold value is reached. The value of the self-shutdown threshold is implementation specific. It is recommended that the self-shutdown threshold value is higher than the maximum junction temperature of the ASIC implementing the NIC function.			
The NIC does not need to know the reason for the self-shutdown threshold crossing (e.g. fan failure). After entering the self-shutdown state, the NIC is not required to be operational. This might cause the system with the OCP NIC to become unreachable via OCP NIC. A power cycle of the system may bring the NIC back to an operational state.			
Report self-shutdown temperature threshold using PLDM for platform monitoring and control (DSP0248 1.1 compliant)	Required	Required	Required

# 4.5 Power Consumption Reporting

An OCP NIC 3.0 implementation may be able to report the power consumed by ASICs implementing NIC functions. It is important for the system management that the information about the power consumption can be retrieved over sideband interfaces. Table 44 summarizes power consumption reporting requirements.

Table 44: Power Consumption Reporting Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	Type		Туре
ASIC Power Consumption Reporting	<u>Optional</u>	Optional	Optional
Support the following mechanisms for ASIC-power consumption reporting:	<u>Optional</u>	Optional	Optional
PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)			



# 4.6 Pluggable Module Status Reporting

Pluggable modules like an optical module or a direct attached copper cable is used to connect an OCP NIC to a physical medium. It is important to know the presence of pluggable modules and information about insertion/deletion of pluggable modules. Table 45 summarizes pluggable module status reporting requirements.

Table 45: Pluggable Module Status Reporting Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	<u>Type</u>		Type
Pluggable Module Presence Reporting	<u>Optional</u>	<u>Optional</u> Re	<u>Optional</u> Re
		commende	commende
		d	<del>d</del>
Support the following mechanisms for reporting the	<u>Optional</u>	<u>Optional</u> Re	<u>Optional</u> Re
pluggable module presence status:		commende	commende
• PLDM for Platform Monitoring and Control (DSP0248 1.1		d	<del>d</del>
compliant)			
Pluggable Module Insertions/Deletions Reporting	Optional	<u>OptionalRe</u>	<u>OptionalRe</u>
		commende	commende
		d	d
Support the following mechanisms for reporting the	<u>Optional</u>	<u>Optional</u> Re	<u>Optional</u> Re
pluggable module insertions/deletions:		commende	commende
PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)		d	<del>d</del>

# 4.7 Firmware Inventory and Update

An OCP implementation can have different types of firmware components for data path, control path, and management path operations. It is desirable that OCP NIC 3.0 implementations support an OS-independent Out-Of-Band mechanism for the firmware update. It is desirable that the firmware update does not require a system reboot for the new firmware image to become active. Table 46 summarizes out-of-bandthe-firmware inventory and update requirements.

Table 46: Out-Of-Band-Firmware Update Requirements

Requirement	RBT+MCTP	RBT Type	MCTP
	<u>Type</u>		Туре
Support UEFI secure boot for UEFI drivers	Required	<u>Required</u>	Required
Support UEFI secure firmware update	Required	<u>Required</u>	Required
Support PLDM for Firmware Update (DSP0267 1.0	Required	Required	Required
compliant)		Recommended	

# 4.7.1 Secure Firmware

The OCP NIC 3.0 add-in card shall-should support <u>a</u> secure firmware <u>feature</u>. When -the secure<del>d</del> firmware feature is enabled, the OCP NIC 3.0 add-in card shall <u>verify firmware components prior to the execution, execute only signed and verified firmware components and only allow authenticated</u>

Commented [HS10]: Should we make it mandatory?

Commented [HS11]: Make it mandatory

**Commented [HS12]:** Specify secure boot and secure update requirements separately. Auditing the firmware is out of scope for this spec. Sai and Hemal to discuss it offline.

Rev 0.570.56

firmware updates. allow only update and execute signed firmware.—Where applicable, an OCP NIC 3.0 implementation shall use the guidelines provided in NIST SP 800-147 BIOS Protection Guidelines for the secure firmware.

### 4.7.14.7.2 Firmware Inventory

The OCP NIC 3.0 add-in card shall allow queries to obtain the firmware <u>component</u> versions, device model, and device ID via in-band and out-of-band interfaces without impacting NIC function and performance of said paths.

#### 4.7.24.7.3 Firmware Inventory and Update in Multi-Host Environments

A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle concurrent in-band queries from multiple hosts and out-of-band access from the BMC <u>for the management status and</u>-firmware <u>component versions</u>, device model, and device ID information.

A multi-host capable OCP NIC 3.0 add-in card shall only permit one entity to perform write accesses to NIC firmware at a time, without creating contention.

A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle exceptions when more than one entity attempts to perform concurrent NIC firmware writes.

#### 4.8 NC-SI Package Addressing and Hardware Arbitration Requirements

NC-SI over RBT is implemented via RMII pins between the MC and the OCP NIC 3.0 card. Protocol and implementation details of NC-SI over RBT can be found in the DMTF DSP0222 standard.

# 4.8.1 NC-SI over RBT Package Addressing

NC-SI over RBT capable OCP NIC 3.0 cards shall use a unique Package ID per ASIC when multiple ASICs share the single NC-SI physical interconnect to ensure there are no addressing conflicts.

Baseboards use the Slot\_ID pin on the Primary Connector for this identification. The Slot\_ID value may be directly connected to GND (Slot ID = 0), or pulled up to 3.3Vaux (Slot ID = 1).

Package ID[2:0] is a 3-bit field and is encoded in the NC-SI Channel ID as bits [7:5]. Package ID[2] defaults to 0b0 in the NC-SI specification, but is optionally configurable if the target silicon supports configuring this bit. Package ID[1] is directly connected to the SLOT\_ID pin. Package ID[0] is set to 0b0 for Network Controller ASIC #0. For an OCP NIC 3.0 add-in card with two discrete silicon instances, Package ID[0] shall be set to 0b1 for Network Controller ASIC #1. Refer to the specific endpoint device datasheet for details on the Package ID configuration options.

Up to four silicon devices are supported on the bus if only Package ID[1:0] is configurable (e.g. Package ID[2] is statically set to 0b0). Up to eight silicon devices are supported on the NC-SI bus if Package ID[2:0] are all configurable.

Refer to the DMTF DSP0222 standard for more information on package addressing, Slot ID and Package

### 4.8.2 Arbitration Ring Connections



For baseboards that implement two or more Primary Connectors, the NC-SI over RBT arbitration ring may be connected to each other. The arbitration ring shall support operation with a one card, or both cards installed. Figure 64 shows an example connection with dual Primary Connectors.

#### 4.9 SMBus 2.0 Addressing Requirements

The SMBus provides a low speed management bus for the OCP NIC 3.0 card. The FRU EEPROM and on-board temperature sensors are connected on this bus. Additionally, network controllers may utilize the SMBus interface for MCTP communications. Proper power domain isolation shall be implemented on the NIC.

### 4.9.1 SMBus Address Map

OCP NIC 3.0 cards shall support SMBus ARP (be ARP-capable) to allow the cards to be dynamically assigned addresses for MCTP communications to avoid address conflicts and eliminate the need for manual configuration of addresses. Refer to Section 6.11 of DSP0237 1.1 for details on SMBus address assignment.

Note: A system implementation may choose to only use fixed addresses for an OCP NIC 3.0 card on the system. The assignment of these fixed addresses is system dependent and outside the scope of this specification.

All predefined SMBus addresses for OCP NIC 3.0 are shown in Table 47. Baseboard and add-in card designers must ensure additional devices do not conflict. The addresses shown are in 8-bit format and represent the read/write address pair.

Address (8-bit)	Device	Notes
<del>0xTBD</del>	Network	Value dependent on NIC vendors.
	Controller IC	
0xA0 / 0xA1 - SLOT0	EEPROM	On-board FRU EEPROM.
0xA2 / 0xA3 - SLOT1		
		Mandatory. Powered from Aux power domain.
		The EEPROM ADDR0 pin shall be connected to the SLOT_ID
		pin on the add-in card gold finger to allow two NIC add-in
		cards to exist on the same I <sup>2</sup> C bus.

Table 47: SMBus Address Map

# 4.10 FRU EEPROM

#### 4.10.1 FRU EEPROM Address, Size and Availability

The FRU EEPROM provided for the baseboard to determine the card type and is directly connected to the SMBus on the card edge. Only one EEPROM is required for a single physical add-in card regardless of the PCIe width or number of physical card edge connectors it occupies. The FRU EEPROM shall be connected to the Primary connector SMBus.

The EEPROM is addressable at 0xA2/0xA3 for the write/read pair in 8-bit format. The size of EEPROM shall be at least 4Kbits for the base EEPROM map. Add-in card suppliers may use a larger size EEPROM if needed to store vendor specific information.

Commented [HS13]: Should PLDM for FRU data transfer be specified? Hemal to take a look at PLDM for FRU spec mandatory requirements and optional requirements as they apply to OCP NIC 3.0.

Rev <u>0.570.56</u>

The FRU EEPROM is readable in all three power states (ID mode, AUX(S5) mode, and MAIN(S0) mode.

# 4.10.2 FRU EEPROM Content Requirements

The FRU EEPROM shall follow the data format specified in the IPMI Platform Management FRU Information Storage Definition v1.2. Use OEM record 0xC0, offset 0x01 through 0x05 to store specific records for the OCP NIC.

Table 48: FRU EEPROM Record – OEM Record 0xC0, Offset 0x00

Offset 0	Description
	Manufacturer ID, LS Byte first (3 bytes total)

# Table 49: FRU EEPROM Record – OEM Record 0xC0, Offset 0x01

Offset 1	Primary Connector PRSNTB [3:0]#
0b1110 (0x0E)	Follows Pinout; to be filled after the pinout table is fixed
0b1101 (0x0D)	
0b1100 (0x0C)	
0b1010 (0x0A)	
0b0111 (0x07)	
0b0110 (0x06)	
0b0101 (0x05)	
0b0100 (0x04)	
0b0011 (0x03)	
0b1011 (0x0B)	Not a valid reading – Wrong EEPROM programming
0b1111 (0x0F)	Not a valid reading – Wrong EEPROM programming
All others	RFU
No FRU device detected	No NIC connected / bad connection

# Table 50: FRU EEPROM Record – OEM Record 0xC0, Offset 0x02

Offset 2	Secondary Connector PRSNTB [3:0]#
0b1110 (0x0E)	Follows Pinout; to be filled after the pinout table is fixed
0b1101 (0x0D)	
0b1100 (0x0C)	
0b1010 (0x0A)	
0b0111 (0x07)	
0b0110 (0x06)	
0b0101 (0x05)	
0b0100 (0x04)	
0b0011 (0x03)	
0b1011 (0x0B)	Not a valid reading – Wrong EEPROM programming
0b1111 (0x0F)	Not a valid reading – Wrong EEPROM programming

**Commented [TN14]:** Is there a FRU EEPROM record that explicitly states the number of PCIe REFCLKs used by the add-in card? The add-in card recommendation is to leave unused REFCLK pins as N/C and is consistent with the termination requirement on the baseboard only.

The baseboard should have some mechanism to disable PCIe REFCLKs to reduce EMI.

**Commented [HS15]:** Add capability to discover device based on device ID. Yuval to look into it. Need to define discovery steps.

# Commented [JN16]:

To be refreshed; may match to present pin decode table.

**Commented [HS17]:** This allows a NIC implementation to declare what connector pins are populated.



All others	RFU
No FRU device detected	No NIC connected / bad connection

#### Table 51: FRU EEPROM Record - OEM Record 0xC0, Offset 0x03

Offset 3	Card max power in Aux(S5)	
0x01 - 0xFE	Hex format in Watts when NIC is in AUX(S5) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.	
0xFF	Invalid entry	
0x00	Invalid entry	

#### Table 52: FRU EEPROM Record – OEM Record 0xC0, Offset 0x04

Offset 4	Card max power in Main(S0)
0x01 - 0xFE	Hex format in Watts when NIC is in Main (S0) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.
0xFF	Invalid entry
0x00	Invalid entry

# 5 Data Network Requirements

#### 5.1 Network Boot

OCP NIC 3.0 shall support network booting in uEFI system environment with both IPv4 and IPv6 network booting.

For UEFI booting, below features are required (tentative list; collecting feedback)

- EFI\_DRIVER\_BINDING\_PROTOCOL (for starting and stopping the driver)
- EFI\_DEVICE\_PATH\_PROTOCOL (provides location of the device)
- EFI\_MANAGED\_NETWORK\_SERVICE\_BINDING\_PROTOCOL (asynchronous network packet I/O services)
- EFI\_DRIVER\_DIAGNOSTICS2\_PROTOCOL & EFI\_DRIVER\_DIAGNOSTICS\_PROTOCOL (driver will allow the UEFI shell command *drvdiag* to perform a cursory check of the connections managed by the driver)
- Human Interface Infrastructure (HII) protocols
- EFI\_DRIVER\_HEALTH\_PROTOCOL
- EFI\_FIRMWARE\_UPDATE\_PROTOCOL

Rev <u>0.570.56</u>

# **Routing Guidelines and Signal Integrity Considerations**

# 6.1 NC-SI Over RBT

For the purposes of this specification, the min and max electrical trace length of the NC-SI signals shall be between 2 inches and 4 inches. The traces shall be implemented as 50 Ohm impedance controlled nets.

# 6.2 PCle

This section is a placeholder for the PCIe routing guidelines and SI considerations.

Add-in card suppliers shall follow the PCIe routing specifications. At this time, the OCP NIC subgroup is working to identify and agree to the channel budget for an add-in card and leave sufficient margin for the baseboard. Refer to the PCIe CEM and PCIe Base specifications for end-to-end channel signal integrity considerations.

Commented [TN19]: Point to the PCIe spec for the electrical specs (See PCIe CEM Section 6.3.x. 4.7.x, 4.8) and SFF-TA-1002.



# 7 Thermal and Environmental

#### 7.1 Environmental Requirements

Specifics are not included to permit adoption of OCP 3.0 NIC in systems with varying thermal requirements and boundary conditions. The system adopting OCP NIC should define air flow direction, local approach air temperature and speed to the NIC, operational altitude and relative humidity.

For example, a system configured with I/O facing the cold aisle, can specify approach air temperature and speed of 35°C and 200 LFM respectively, with airflow impinging on the I/O modules first and an operational altitude of 6000 feet.

#### 7.1.1 Thermal Simulation Boundary Example

Placeholder for the link to upcoming test fixture documentation (under development).

#### 7.2 Shock & Vibration

This specification does not cover the shock and vibration testing requirements for an OCP NIC 3.0 add in card or its associated baseboard systems. OCP NIC 3.0 components are deployed in various environments. It is up to each add-in card and baseboard vendor to decide how the shock and vibration tests shall be done.

# 7.3 Regulatory

An OCP NIC 3.0 add-in card shall meet the following compliance requirements:

- RoHS 2 Directive (2011/65/EU) aims to reduce the environmental impact of electronic and electrical equipment (EEE) by restricting the use of certain hazardous materials. ±The substances banned under RoHS are lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls, polybrominated diphenyl ether, and four phthalates.
- **REACH Regulation (EC) No 1907/2006** addresses the production and use of chemical substances and their potential impact on human health and the environment.
- Waste Electrical and Electronic Equipment ("WEEE") Directive (2012/19/EU) mandates the treatment, recovery and recycling of EEE.
- The Persistent Organic Pollutants Regulation (EC) No. 850/2004 bans production, placing on the market and use of certain persistent organic pollutants.
- The California Safe Drinking Water and Toxic Enforcement Act of 1986 ("Prop 65") sets forth a list of regulated chemicals that require warnings in the State of California.
- The Packaging and Packaging Waste Directive 94/62/EC limits certain hazardous substances in the packaging materials
- Batteries Directive 2006/66/EC regulates the manufacture and disposal of all batteries and accumulators, including those included in appliances.
- CE
- FCC Class A

An OCP NIC 3.0 add-in card is recommended to meet below compliance requirements:

Commented [JN20]: Suggests edit here. Up to discussion

**Commented [NT21R20]:** I sent this list to the Intel regulatory group for input.

Rev <u>0.570.56</u>

- Halogen Free: IEC 61249-2-21 Definition of halogen free: 900ppm for Br or CI, or 1500ppm combined.
- Arsenic: 1000 ppm (or 0.1% by weight)
- Emerging: US Conflict Minerals law: section 1502 of the Dodd-Frank Act requires companies using
  tin, tantalum, tungsten, and gold ("3TG") in their products to verify and disclose the mineral source.
  While this does not apply to products that are used to provide services, such as Infrastructure
  hardware products, the OCP NIC Subgroup is considering voluntarily reporting of this information.



# 8 Revision History

Author	Description	Revision	
Thomas Ng Intel Corporation	Initial draft	0. <u>57</u>	01/ <u>09</u> /2018
			_