

OCP NIC 3.0 Design Specification

Version 0.53

Author: OCP Server Workgroup, OCP NIC subgroup



Table of Contents

1	Overview		8
	1.1 Lice	nse	8
	1.2 Back	kground	9
	1.3 Ackı	nowledgements	11
	1.4 Ove	rview	12
	1.4.1	Mechanical Form factor overview	12
	1.4.2	Electrical overview	14
	1.5 Refe	erences	16
2	Card Form	Factor	17
	2.1 Forr	n Factor Options	17
	2.2 1/0	bracket	20
	2.2.1	Small Form Factor Add-in Card I/O Bracket	20
	2.2.2	Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	21
	2.2.3	Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions	22
	2.2.4	Large Form Factor Add-in Card I/O Bracket	24
	2.2.5	Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	25
	2.2.6	Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions	26
	2.3 Line	Side I/O Implementations	27
	2.4 LED	Implementations	27
	2.4.1	Baseboard LEDs Configuration Over the Scan Chain	27
	2.4.2	Add-in Card LED Configuration	28
	2.4.3	Add-in Card LED Ordering	29
	2.5 Med	chanical Keepout Zones	30
	2.5.1	Baseboard Keep Out Zones – Small Card Form Factor	30
	2.5.2	Baseboard Keep Out Zones – Large Card Form Factor	30
	2.5.3	Small Card Form Factor Keep Out Zones	31
	2.5.4	Large Card Form Factor Keep Out Zones	33
	2.6 Labe	eling Requirements	35
	2.7 Insu	lation Requirements	35
		Implementation Examples	
	2.9 Non	-NIC Use Cases	37
	2.9.1	PCIe Retimer card	37
	2.9.2	Accelerator card	37
	2.9.3	Storage HBA / RAID card	
3	Card Edge	and Baseboard Connector Interface	38
	3.1 Gold	d Finger Requirements	
	3.1.1	Gold Finger Mating Sequence	
	3.2 Base	eboard Connector Requirements	
	3.2.1	Right Angle Connector	
	3.2.2	Right Angle Offset	
	3.2.3	Straddle Mount Connector	
	3.2.4	Straddle Mount Offset and PCB Thickness Options	
	3.2.5	Large Card Connector Locations	
		definition	
	3.4 Sign	al Descriptions – Common	49

3.4.1		4.1	PCIe Interface Pins	49
3.4.2		4.2	PCIe Present and Bifurcation Control Pins	
3.4.3		4.3	SMBus Interface Pins	53
3.4.4		4.4	Power Supply Pins	54
3.4.5 3.5 Sig		4.5	Miscellaneous Pins	55
		Sign	al Descriptions – OCP Bay (Primary Connector)	56
	3.5	5.1	PCIe Interface Pins – OCP Bay (Primary Connector)	
	3.5	5.2	NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)	
	3.5	5.3	Scan Chain Pins – OCP Bay (Primary Connector)	63
	3.5	5.4	Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)	68
	3.6	PCle	Bifurcation Mechanism	69
	3.0	6.1	PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)	70
	3.0	6.2	PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)	70
	3.0	6.3	PCIe Bifurcation Decoder	70
	3.0	6.4	Bifurcation Detection Flow	72
	3.0	6.5	PCIe Bifurcation Examples	
	3.7	PCle	Clocking Topology	78
	3.8		Bifurcation Results and REFCLK Mapping	
	3.9	Pow	er Capacity and Power Delivery	
	3.9	9.1	NIC Power Off	89
		9.2	ID Mode	
	3.9	9.3	Aux Power Mode (S5)	
	3.9	9.4	Main Power Mode (S0)	
	3.10		ower Supply Rail Requirements and Slot Power Envelopes	
	3.11		ot Swap Considerations for 12V and 3.3V Rails	
	3.12		ower Sequence Timing Requirements	
4			ent	
	4.1		band Management Interface and Transport	
	4.2		il Traffic	
	4.3		agement Controller (MC) MAC Address Provisioning	
	4.4		perature Reporting	
	4.5		er Consumption Reporting	
	4.6	_	gable Module Status Reporting	
	4.7		ware Inventory and Update	
		7.1	Secure Firmware	
		7.2 7.3	Firmware Inventory and Update in Multi-Host Environments	
	4.8		SI Package Addressing and Hardware Arbitration Requirements	
	_	8.1	NC-SI over RBT Package Addressing	
		8.2	Arbitration Ring Connections	
	4.9		us 2.0 Addressing Requirements	
		9.1	SMBus Address Map	
	4.10		RU EEPROM	
		10.1	FRU EEPROM Address, Size and Availability	
		10.2	FRU EEPROM Content Requirements	
5			ork Requirements	
_	5.1		vork Boot	
6			uidelines and Signal Integrity Considerations	
		J -	J J I	



	6.1	NC-SI Over RBT	99
	6.2	PCIe	99
		mal and Environmental	
•	7.1	Environmental Requirements	100
	7.1	1.1 Thermal Reporting interface	100
	7.1	1.2 Thermal Simulation Boundary Example	100
	7.2	Shock & Vibration	100
	<mark>7.3</mark>	Regulatory	100
8	Revis	sion History	102

List of Figures

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports	g
Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM	10
Figure 3: Small and Large Card Form-Factors (not to scale)	12
Figure 4: Example Small Card Form Factor	17
Figure 5: Example Large Card Form Factor	
Figure 6: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards	18
Figure 7: Primary Connector (4C + OCP Bay) Only (Large) Add-in Cards	
Figure 8: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards	19
Figure 9: Small Card Standard I/O Bracket	
Figure 10: Small Card Customized bracket for RJ-45 Connector	
Figure 11: Small Card 3D Bracket Assembly (Standalone)	
Figure 12: Small Card 3D Bracket Assembly (Installed on Add-in Card)	
Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)	
Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)	
Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)	
Figure 16: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)	
Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	
Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	
Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)	
Figure 20: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	
Figure 21: Baseboard and Rail Assembly Drawing for Small Cards	
Figure 22: Large Card Standard I/O Bracket	
Figure 23: Large Card Customized bracket for RJ-45 Connector	
Figure 24: Large Card 3D Bracket Assembly (Standalone)	
Figure 25: Large Card 3D Bracket Assembly (Installed on Add-in Card)	
Figure 26: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)	
Figure 27: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)	
Figure 28: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)	
Figure 29: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)	
Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)	
Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)	
Figure 32: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)	
Figure 33: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)	
Figure 34: Baseboard and Rail Assembly Drawing for Large Card	
Figure 35: LED Ordering – Example Small Card Link/Activity and Speed LED Placement	
Figure 36: Small Form Factor Keep Out Zone – Top View	
Figure 37: Small Form Factor Keep Out Zone – Bottom View	
Figure 38: Small Form Factor Keep Out Zone – Side View	
Figure 39: Large Form Factor Keep Out Zone – Top View	
Figure 40: Large Form Factor Keep Out Zone – Bottom View	
Figure 41: Large Form Factor Keep Out Zone – Side View	
Figure 42: Small Card Bottom Side Insulator (Top and 3/4 View)	
Figure 43: Small Card Bottom Side Insulator (Side View)	
Figure 44: Large Card Bottom Side Insulator (Top and 3/4 View)	
Figure 45: Large Card Bottom Side Insulator (Side View)	
Figure 46: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)	
Figure 47: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)	
Figure 48: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)	
Figure 49: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)	
Figure 50: 168-pin Base Board Primary Connector – Right Angle	
Figure 51: 140-pin Base Board Secondary Connector – Right Angle	
Figure 52: Add-in Card and Host Offset for Right Angle Connectors	
Figure 53: 168-pin Base Board Primary Connector – Straddle Mount	
Figure 54: 140-pin Base Board Secondary Connector – Straddle Mount	
Figure 55: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors	
Figure 56: 0mm Offset (Coplanar) for 0.062" Thick Baseboards	
Figure 57: 0.3mm Offset for 0.076" Thick Baseboards	45



Figure 58: Primary and Secondary Connector Locations for Large Card Support For Right Angle Connectors	45
Figure 59: Primary and Secondary Connector Locations for Large Card Support For Straddle Mount Connectors	45
Figure 60: PCIe Present and Bifurcation Control Pins	53
Figure 61: Example Power Supply Topology	55
Figure 62: NC-SI Over RBT Connection Example – Single Primary Connector	61
Figure 63: NC-SI Over RBT Connection Example – Dual Primary Connector	
Figure 64: Scan Bus Connection Example	67
Figure 65: PCIe Bifurcation Pin Connections Support	69
Figure 66: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)	73
Figure 67: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)	74
Figure 68: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)	75
Figure 69: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)	76
Figure 70: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)	77
Figure 71: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards	78
Figure 72: PCIe Interface Connections for a 4 x4 Add-in Card	79
Figure 73: Baseboard Power States	89
Figure 74: Power Sequencing	91

List of Tables

Table 1: Acknowledgements – By Company	11
Table 2: OCP 3.0 Form Factor Dimensions	
Table 3: Baseboard to OCP NIC Form factor Compatibility Chart	13
Table 4: OCP NIC 3.0 Card Definitions	19
Table 5: Mechanical BOM for the Small Card Bracket	21
Table 6: Mechanical BOM for the Large Card Bracket	25
Table 7: OCP 3.0 Line Side I/O Implementations	27
Table 8: Baseboard LED Configurations with Two Physical LEDs per Port	28
Table 9: Add-in Card LED Configuration with Two Physical LEDs per Port	29
Table 10: Contact Mating Positions for the Primary and Secondary Connectors	39
Table 11: Right Angle Connector Options	41
Table 12: Straddle Mount Connector Options	42
Table 13: Primary Connector Pin Definition (x16) (4C + OCP Bay)	46
Table 14: Secondary Connector Pin Definition (x16) (4C)	48
Table 15: Pin Descriptions – PCIe 1	49
Table 16: Pin Descriptions – PCIe Present and Bifurcation Control Pins	52
Table 17: Pin Descriptions – SMBus	54
Table 18: Pin Descriptions – Power	54
Table 19: Pin Descriptions – Miscellaneous 1	55
Table 20: Pin Descriptions – PCle 2	56
Table 21: Pin Descriptions – NC-SI Over RBT	
Table 22: Pin Descriptions – Scan Chain	
Table 23: Pin Descriptions – Scan Chain DATA_OUT Bit Definition	
Table 24: Pin Descriptions – Scan Bus DATA_IN Bit Definition	
Table 25: Pin Descriptions – Miscellaneous 2	
Table 26: PCIe Bifurcation Decoder for x16 and x8 Card Widths	71
Table 27: PCIe Clock Associations	
Table 28: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)	80
Table 29: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)	
Table 30: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)	
Table 31: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)	
Table 32: Bifurcation for Single Host, Four Sockets and Four Upstream Links (BIF[2:0]#=0b010)	
Table 33: Bifurcation for Single Host, Four Sockets and Four Upstream Links – First 8 PCIe Lanes (BIF[2:0]#=0b011)	
Table 34: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)	
Table 35: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)	
Table 36: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b111)	
Table 37: Power States	89
Table 38: Baseboard Power Supply Rail Requirements – Slot Power Envelopes	90
Table 39: Power Sequencing Parameters	
Table 40: Sideband Management Interface and Transport Requirements	92
Table 41: NC-SI Traffic Requirements	92
Table 42: MC MAC Address Provisioning Requirements	93
Table 43: Temperature Reporting Requirements	
Table 44: Power Consumption Reporting Requirements	93
Table 45: Pluggable Module Status Reporting Requirements	94
Table 46: Out-Of-Band Firmware Update Requirements	
Table 47: SMBus Address Map	
Table 48: FRU EEPROM Record – OEM Record 0xC0, Offset 0x00	
Table 49: FRU EEPROM Record – OEM Record 0xC0, Offset 0x01	
Table 50: FRU EEPROM Record – OEM Record 0xC0, Offset 0x02	
Table 51: FRU EEPROM Record – OEM Record 0xC0, Offset 0x03	
Table 52: FRU EEPROM Record – OEM Record 0xC0. Offset 0x04	98



1 Overview

1.1 License

As of July 26, 2016, the following persons or entities have made this Specification available under the Open Compute Project Hardware License (Permissive) Version 1.0 (OCPHL-P)

OCP NIC Subgroup

An electronic copy of the OCPHL-P is available at:

http://www.opencompute.org/assets/download/01-Contribution-Licenses/OCPHL-Permissive-v1.0.pdf

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The Specification implementer and user assume the entire risk as to implementing or otherwise using the Specification. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

1.2 Background

The OCP NIC 3.0 specification is a follow-on to the OCP 2.0 form-factor for PCIe add-in cards. The OCP NIC 3.0 specification supports two basic card sizes: Small Card, and Large Card. The Small Card allows for up to 16 PCIe lanes on the card edge while a Large Card supports up to 32 PCIe lanes. Compared to the OCP Mezz Card 2.0 Design Specification, the updated specification provides a broader solution space for NIC and system vendors to support the following use case scenarios:

- NICs with a higher TDP
- Support up to 80W of power delivery to a single connector (Small) card; and 150W to a dual connector (Large) card
- Support up to PCle Gen5 on the system and add-in card
- Support for up to 32 lanes of PCIe per add-in card
- Support for single host, multi-root complex and multi-host environments
- Support a greater board area for more complex add-in card designs
- Support for Smart NIC implementations with on-board DRAM and accelerators
- Simplification of FRU installation and removal while reducing overall down time

A representative Small Card OCP 3.0 NIC mezzanine card is shown in Figure 1 and a representative Large Card is shown in Figure 2.





Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports



Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM



In order to achieve the features outlined in this specification, OCP 3.0 compliant cards are not backwards compatible to OCP Mezz 2.0 cards.

This specification is created under OCP Server workgroup – OCP NIC subgroup. An electronic copy of this specification can be found on the Open Compute Project website:

http://www.opencompute.org/wiki/Server/Mezz#Specifications_and_Designs

1.3 Acknowledgements

The OCP NIC Subgroup would like to acknowledge the following member companies for their contributions to the OCP NIC 3.0 specification:

Table 1: Acknowledgements – By Company

Amphenol TCS Intel Corporation

Broadcom Lenovo
Dell Mellanox
Facebook Netronome

Hewlett Packard Enterprise TE



1.4 Overview

1.4.1 Mechanical Form factor overview

The OCP NIC 3.0 specification defines a third generation mechanical form factor that allows for interoperability between compliant baseboards and add-in cards.

OCP NIC 3.0 cards have two form factors – Small and Large. These cards are shown in Figure 3 below. The components shown in the figures are for illustrative purposes. The Small form factor card has one connector (Primary connector) on baseboard. The Large form factor card has one or two connectors (Primary Connector only and both the Primary and Secondary Connectors) on the baseboard.

Both the Primary and Secondary connectors are defined in and compliant to SFF-TA-1002. On the add-in card side, the card edge is implemented with gold fingers. The small card gold finger area only occupies the Primary Connector area for up to 16 PCIe lanes. The large card gold finger area may occupy both the Primary and Secondary connectors for up to 32 PCIe lanes, or optionally just the Primary connector for up to 16 PCIe lane implementations. The gold finger design follows SFF-TA-1002 as well.




Figure 3: Small and Large Card Form-Factors (not to scale)

lanes.

The two form factor dimensions are shown in Table 2.

Form Width Depth **Primary** Secondary **Typical Use Case Factor** Connector Connector Small W1 = 76L = 1154C + OCPN/A Low profile and NIC with a sideband similar profile as an OCP NIC mm mm 168 pins 2.0 add-in card; up to 16 PCIe lanes. W2 = 139L = 115 4C + OCP4C Larger PCB width to support Large 140 pins additional NICs; up to 32 PCIe mm mm sideband

Table 2: OCP 3.0 Form Factor Dimensions

The OCP NIC 3.0 design allows downward compatibility between the two card sizes. Table 3 shows the compatibility between the baseboard and NIC combinations. A small size baseboard slot may only accept a small sized NIC. A Large size baseboard slot may accept a small or large sized NIC.

168 pins

rabic of Education to Co. The Form ratio of Companion, Charles			
Baseboard	NIC Size / Supported PCIe Width		
Slot Size	Small	Large	
Small	Up to 16 PCIe lanes	Not Supported	
Large	Up to 16 PCIe lanes	Up to 32 PCIe lanes	

Table 3: Baseboard to OCP NIC Form factor Compatibility Chart

There are two baseboard connector options available for system designers: straddle mount and right angle (RA). The straddle mount connector option allows the OCP NIC and baseboard to exist in a coplaner position. To achieve this, a cutout exists on the baseboard and is defined in this specification. Alternatively, the right angle option allows the OCP NIC to be installed on top of the baseboard. A baseboard cutout is not required for the right angle connector. The right angle option allows the baseboard to use this area for additional routing or backside component placement. The straddle mount and right angle connectors are shown in Section 3.2.

For both the baseboard and OCP card, this specification defines the component and routing keep out areas. Refer to Section 2.5 for details.

Both the straddle mount and right angle implementations shall accept the same OCP add-in card and shall be supported in the baseboard chassis regardless of the baseboard connector selection (right angle or straddle mount) so long as the baseboard slot side and add-in card sizes are a supported combination as shown in Table 3.

This specification defines the form factor at the add-in card level, including the front panel, latching mechanism and card guide features.

More details about the card form-factor is shown in Section 2.



1.4.2 Electrical overview

This specification defines the electrical interface between baseboard and the add-in card. The electrical interface is implemented with a right angle or straddle mount connector on baseboard and gold finger on the add-in card. As previously noted in the mechanical overview, each card may implement a Primary Connector or Primary + Secondary Connector. Cards using only the Primary connector are suitable for both the Small and Large form-factors and may support up to 16 lanes of PCIe. The Secondary connector, when used in conjunction with the Primary connector, allows Large form-factor implementations and may support up to 32 lanes of PCIe.

1.4.2.1 Primary Connector

The Primary connector provides all OCP specific management functions as well as up to 16 lanes of PCIe between the OCP NIC and the system motherboard.

Management Function Overview (OCP Bay):

- DSP0222 1.1 compliant Network Controller Sideband Interface (NC-SI) RMII Based Transport (RBT)
 Physical Interface
- Power management and status reporting
 - Power disable
 - State change control
- SMBus 2.0
- Control / status serial bus
 - NIC-to-Host status
 - Port LED Link/Activity
 - Environmental Indicators
 - Host-to-NIC configuration Information
- Multi-host PCIe support signals (2x PCIe resets, 2x reference clocks)
 - The OCP bay provides PERST2#, PERST3#, REFCLK2 and REFCLK3. This enables support for up to four hosts when used in conjunction with PERST0#, PERST1#, REFCLK0 and REFCLK1 in the Primary 4C region.
- PCIe Wake signal

See Section 3.5 for a complete list of pin and function descriptions for the OCP Bay portion of the primary connector.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - o Up to PCle Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
 - 2x PCle Resets
 - Link Bifurcation Control
 - Card power disable/enable
- Power

- o 12V /12V AUX
- o 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.

1.4.2.2 Secondary Connector

The secondary connector provides an additional 16 lanes of PCIe and their respective control signals.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - o Up to PCle Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
 - o 2x PCIe Resets
 - Link Bifurcation Control
 - o Card power disable/enable
- Power
 - o 12V /12V AUX
- 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.



1.5 References

- DMTF Standard. *DSP0222, Network Controller Sideband Interface (NC-SI) Specification.* Distributed Management Task Force, Rev 1.1.0, September 23rd, 2015.
- DMTF Standard. *DSP0222, Network Controller Sideband Interface (NC-SI) Specification.* Distributed Management Task Force, Rev 1.2.0, Work-in-progress.
- EDSFF. Enterprise and Datacenter SSD Form Factor Connector Specification. Enterprise and Datacenter SSD Form Factor Working Group, Rev 0.9 (draft), August 2nd 2017.
- IPMI Platform Management FRU Information Storage Definition, v1.2, February 28th, 2013.
- NXP Semiconductors. *I*²*C-bus specification and user manual*. NXP Semiconductors, Rev 6, April 4th, 2014.
- Open Compute Project. OCP NIC Subgroup. Online. http://www.opencompute.org/wiki/Server/Mezz
- PCIe Base Specification. PCI Express Base Specification, Revision 4.0 (draft).
- PCIe CEM Specification. PCI Express Card Electromechanical Specification, Revision 4.0 (draft).
- SMBus Management Interface Forum. *System Management Bus (SMBus) Specification*. System Management Interface Forum, Inc, Version 2.0, August 3rd, 2000.
- SNIA. SFF-TA-1002, Specification for Protocol Agnostic Multi-Lane High Speed Connector. SNIA SFF TWG Technology Affiliate, Rev 1.0, December 12th, 2017.

2 Card Form Factor

2.1 Form Factor Options

OCP3.0 provides two fundamental form factor options: a small card (76mm x 115mm) and a large card (139mm x 115mm).

These form factors support a Primary Connector and optionally, a Secondary Connector. The Primary Connector is defined to be a SFF-TA-1002 compliant 4C connector plus a 28-pin bay for OCP 3.0 specific pins. The Secondary Connector is the 4C connector as defined in SFF-TA-1002. The 4C specification supports up to 32 differential pairs for a x16 PCle connection per connector. For host platforms, the 28-pin OCP bay is required for the Primary connector. This is also mandatory for add-in cards.

The small card uses the Primary 4C connector to provide up to a x16 PCle interface to the host. The additional 28-pin OCP bay carries sideband management interfaces as well as OCP NIC 3.0 specific control signals for multi-host PCle support. The small size card provides sufficient faceplate area to accommodate up to 2x QSFP modules, 4x SFP modules, or 4x RJ-45 for BASE-T operation. The small card form factor supports up to 80W of delivered power to the card edge.





Figure 4: Example Small Card Form Factor

The large card uses the Primary 4C + OCP bay connector to provide the same functionality as the small card along with an additional Secondary 4C connector to provide up to a x32 PCle interface. The large card may utilize both the Primary and Secondary connectors, or just the Primary connector for lower PCle lane count applications. Table 4 summarizes the large card permutations. The large size card supports higher power envelopes and provides additional board area for more complex designs. The large card form factor supports up to 150W of delivered power to the card edge across the two connectors.



Figure 5: Example Large Card Form Factor



For large cards, implementations may use both the Primary and Secondary Connector (as shown in Figure 6), or may use the Primary Connector only (as shown in Figure 7) for the card edge gold fingers.

Figure 6: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards





Figure 7: Primary Connector (4C + OCP Bay) Only (Large) Add-in Cards



For both form-factors, an add-in card may optionally implement a subset of pins to support up to a x8 PCIe connection. This is implemented using a 2C card edge per SFF-TA-1002. The Primary Connector may

support a 2C sized add-in card along with the 28 pin OCP bay. The following diagram from the SFF-TA-1002 specification illustrates the supported host Primary and Secondary Connectors and add-in card configurations.




Figure 8: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards

Table 4 summarizes the supported card form factors. Small form factors cards support the Primary Connector and up to 16 PCle lanes. Large form factor cards support implementations with both the Primary and Secondary Connectors and up to 32 PCle lanes, or a Primary Connector only implementation with up to 16 PCle lanes.

Add in Card Size and **Primary Connector Secondary Connector** max PCIe Lane Count 4C Connector, x16 PCle 4C Connector, x16 PCle OCP Bay Small (x8) OCP Bay 2C Small (x16) 4C OCP Bay Large (x8) 2C **OCP Bay** 4C Large (x16) OCP Bay 4C Large (x24) 2C OCP Bay Large (x32) 4C 4C **OCP Bay**

Table 4: OCP NIC 3.0 Card Definitions



2.2 I/O bracket

The following section defines the standard I/O bracket and standard chassis opening required for both the Small and Large form-factor cards.

2.2.1 Small Form Factor Add-in Card I/O Bracket

Figure 9 defines the standard Small Card form factor I/O bracket.

14.99

5.01

8

35.8

6.09

10.08

13.75

9.83

29.55

10.08

*Connectors to be located in this opening. Faceplate cutouts to match specific connector drawing

Figure 9: Small Card Standard I/O Bracket

Note: The add-in card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 10 shows an implementation example.

Figure 10: Small Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 11 shows the standalone bracket assembly and Figure 12 shows the bracket assembly on the add-in card.

Figure 11: Small Card 3D Bracket Assembly (Standalone)

TBD

Figure 12: Small Card 3D Bracket Assembly (Installed on Add-in Card)

In addition to the sheet metal, Table 5 lists the additional hardware components used for the Small Card bracket assembly.

Table 5: Mechanical BOM for the Small Card Bracket

Item description	Supplier Part Number
Top and bottom EMI fingers	TF187VE32F11
Screw / Rivet (part of bracket assy)?	TBD
Side EMI Finger	TBD
Thumb screw	TBD
Pull Tab	TBD
Latch	TBD
Screw (attaching Bracket & NIC)	TBD
SMT Nut (on NIC)	TBD

2.2.2 Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor add-in card.

Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)




Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)







Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)



Figure 16: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)



2.2.3 Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor baseboard chassis.

Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)




Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)




Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)







Figure 20: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)



On the baseboard side, the following mechanical dimensions shall be met to support a small form factor add-in card:

Figure 21: Baseboard and Rail Assembly Drawing for Small Cards

TBD; need 3D baseboard and rail assembly drawing.

2.2.4 Large Form Factor Add-in Card I/O Bracket

TBD. Definition is in progress. All drawings from the Small Form-Factor implementation need to be replicated for the Large form-factor.

Figure 22 defines the standard Large Card form factor I/O bracket.

Figure 22: Large Card Standard I/O Bracket

TBD

Note: The add-in card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 23 shows an implementation example.

Figure 23: Large Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 24 shows the standalone bracket assembly and Figure 25 shows the bracket assembly on the addin card.

Figure 24: Large Card 3D Bracket Assembly (Standalone)

TBD

Figure 25: Large Card 3D Bracket Assembly (Installed on Add-in Card)

TBD

In addition to the sheet metal, Table 6Table 5 lists the additional hardware components used for the Small Card bracket assembly.

Table 6: Mechanical BOM for the Large Card Bracket

Item description	Supplier Part Number
Top and bottom EMI fingers	TBD TBD
Screw / Rivet (part of bracket assy)?	TBD TBD
Side EMI Finger	TBD TBD
Thumb screw	TBD
Pull Tab	TBD TBD
Latch	TBD TBD
Screw (attaching Bracket & NIC)	TBD TBD
SMT Nut (on NIC)	TBD TBD

2.2.5 Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor add-in card.

Figure 26: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)

TBD

Figure 27: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)

TBD



Figure 28: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)

TBD

Figure 29: Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)

TBD

2.2.6 Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each large form factor baseboard chassis.

Figure 30: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)

TBD

Figure 31: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)

TBD

Figure 32: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)

TBD

Figure 33: Large Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)

TBD

On the baseboard side, the following mechanical dimensions shall be met to support a large form factor add-in card:

Figure 34: Baseboard and Rail Assembly Drawing for Large Card TBD; need 3D baseboard and rail assembly drawing for large card.

2.3 Line Side I/O Implementations

At the time of this writing, the Small and Large form-factor implementations have been optimized to support the following standard line side I/O implementations:

 Form Factor
 Max Topology Connector Count

 Small
 2x QSFP28

 Small
 4x SFP28

 Small
 4x RJ-45

 Large
 2x QSFP28

 Large
 4x SFP28

 Large
 4x RJ-45

Table 7: OCP 3.0 Line Side I/O Implementations

Additional combinations are permissible as I/O form-factor technologies and thermal capabilities evolve.

2.4 **LED Implementations**

LEDs may be implemented on the card Scan Chain (as defined in Section 3.5.3) for remote link/activity indication on the baseboard. LEDs shall be implemented on the OCP NIC 3.0 I/O bracket when there is sufficient space for local indication. These two cases are described below. In both cases, the actual link rate may be directly queried through the management interface.

2.4.1 Baseboard LEDs Configuration Over the Scan Chain

A small form-factor OCP NIC 3.0 with a fully populated I/O bracket (2x QSFP28, 4x SFP28 or 4x RJ-45) has insufficient space for discrete on-board (faceplate) LED indicators. In this case, the line side link and activity LED indicators are implemented on the baseboard system via the Scan Chain. The Scan Chain bit stream is defined in Section 3.5.3.

The baseboard LED implementation uses two discrete LEDs (Link/Activity and Speed indication). Table 8 describes the baseboard LED configuration for baseboard implementations.

The LED implementation is required for all add-in cards. The LED implementation is optional for baseboards.



Table 8: Baseboard LED Configurations with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		This LED shall be used to indicate link and link activity.
		This EED shall be used to indicate link and link detivity.
		When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.
		The baseboard Link/Activity LED location is not mandated in this
		specification and will be defined by the system vendor.
Speed	Green	Active low. Multifunction LED.
	Off	
		The LED is Green when the port is linked at its maximum speed.
		The LED is off when the device is linked at a speed lower than the
		highest capable speed, or no link is present.
		The baseboard speed LED location is not mandated in this
		specification and will be defined by the system vendor.

At the time of this writing, the Scan Chain definition allows for up to one link/activity and one speed LED per port. A total of up to 8 ports are supported in the Scan Chain. The bit stream defines the LEDs to be active low (on). The Scan Chain LED implementation allows the NIC LED indicators to be remotely located on the OCP 3.0 compliant chassis (e.g. front LED indicators with rear I/O cards).

2.4.2 Add-in Card LED Configuration

For low I/O count small form-factor cards without built in light pipes (such as 1x QSFP28, 2x SFP28, or 2x RJ-45), or a large form-factor OCP 3.0 NIC, where additional I/O bracket area is available, the card shall implement on-board link/activity indications in place of the Scan Chain LED stream. The recommended local (on-card) LED implementation uses two physical LEDs (a discrete Link/Activity LED and a bi-colored Speed A/Speed B LED). Table 9 describes the add-in card LED implementations.

Table 9: Add-in Card LED Configuration with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		
		This LED shall be used to indicate link and link activity.
		When the link is up and no link activity is present, then this LED shall
		be lit and solid. This indicates that the link is established, there are no
		local or remote faults, and the link is ready for data packet
		transmission/reception.
		When the link is up and there is link activity, then this LED should blink
		at the interval of 50-500ms during link activity.
		The Link/Activity LED shall be located on the left hand side or located
		on the top for each port when the add-in card is viewed in the
		horizontal plane.
Speed	Green	Active low. Bicolor multifunction LED.
	Amber	
	Off	The LED is Green when the port is linked at its maximum speed.
		The LED is Amber when the port is linked at it second highest speed.
		The LED is off when the device is linked at a speed lower than the
		second highest capable speed, or no link is present.
		The Amber Speed LED indicator may be used for port identification
		through vendor specific link diagnostic software.
		3.50
		The bicolor speed LED shall be located on the right hand side or
		located on the bottom for each port when the add-in card is viewed in
		the horizontal plane.

2.4.3 Add-in Card LED Ordering

For all add-in card use cases, each port shall implement the green Link/Activity LED and a bicolor green/amber speed A/B LED. For all baseboards, each port shall implement the green Link/Activity LED and a green speed A LED.


For horizontal LED positions, the Link/Activity LED shall be located on the left side for each port and the speed LED shall be located on the right side for each port.

For vertical LED positions, the Link/Activity LED shall be located on top and the speed LED shall be located on the bottom.

The placement of the LEDs on the faceplate may be left up to the discretion of the add-in card and baseboard designers. The LED port association shall be clearly labeled on the add-in card and on the baseboard.



Figure 35: LED Ordering – Example Small Card Link/Activity and Speed LED Placement



2.5 Mechanical Keepout Zones

2.5.1 Baseboard Keep Out Zones – Small Card Form Factor

TBD – Need keepout drawings and envelopes for small / large size baseboard including primary/secondary/rail keepouts/cutout for straddle mount/keepout for right angle.

2.5.2 Baseboard Keep Out Zones – Large Card Form Factor

TBD. – need input from mechanical engineering

2.5.3 Small Card Form Factor Keep Out Zones

CONNECTOR PROTRUSION

115:0.10

CONNECTOR PROTRUSION

115:0.10

CONNECTOR PROTRUSION

115:0.10

RAS 4.5 (0.15)

RAS 4.5 (0.15)

RAS 4.5 (0.15)

CONNECTOR REP IN.

PROTRUSION

10 MANN

RESIDENT NO. TANCE
FEET AND TANC

Figure 36: Small Form Factor Keep Out Zone - Top View

Figure 37: Small Form Factor Keep Out Zone - Bottom View







Figure 38: Small Form Factor Keep Out Zone – Side View





2.5.4 Large Card Form Factor Keep Out Zones




Figure 39: Large Form Factor Keep Out Zone - Top View




OMPOWER AND TRACE
OFFICIAL TO TRACE
OFFICIAL TO

Figure 40: Large Form Factor Keep Out Zone – Bottom View

Figure 41: Large Form Factor Keep Out Zone – Side View

INSULATOR ADHESIVE ATTACHMENT TO PCB-



2.6 Labeling Requirements

TBD

Editor's note [TN 20171214]: Consider the following label attributes:

- Label attributes are human (e.g. ASCII) and machine readable (e.g. barcode)
- Add-in card MAC address shall be visible (used MAC address range, or base value)
- Board serial number

2.7 Insulation Requirements

All cards shall implement an insulator to prevent the bottom side card components from shorting out to the baseboard chassis. The recommended insulator thickness is 0.25mm and shall reside within the following mechanical envelope for the Small and Large size cards.

Figure 42: Small Card Bottom Side Insulator (Top and 3/4 View)




Figure 43: Small Card Bottom Side Insulator (Side View)






Figure 44: Large Card Bottom Side Insulator (Top and 3/4 View)





Figure 45: Large Card Bottom Side Insulator (Side View)



2.8 NIC Implementation Examples

<mark>TBD</mark>

2.9 Non-NIC Use Cases

"PCIe interface with extra management sideband"

2.9.1 PCIe Retimer card

TBD

2.9.2 Accelerator card

<mark>TBD</mark>

2.9.3 Storage HBA / RAID card

TBD



3 Card Edge and Baseboard Connector Interface

3.1 Gold Finger Requirements

The OCP NIC 3.0 add-in cards are compliant to the SFF-TA-1002 specification with respect to the gold fingers and connectors.

Small Size cards fit in the Primary Connector. Primary Connector compliant cards are 76mm x 115mm and may implement the full 168-pins. The Primary Connector cards may optionally implement a subset of gold finger pins if there is a reduced PCle width requirement (such as 1 x8 and below). In this case, the card edge gold finger may implement a 2C design. The overall board thickness is 1.57mm. The gold finger dimensions for the Primary Connector compliant cards are shown below.

Large Size Cards support up to a x32 PCIe implementation and may use both the Primary and Secondary connectors. Large Size Cards may implement a reduced PCIe lane count and optionally implement only the Primary Connector 4C, or 2C plus OCP bay.

Note: The "B" pins on the connector are associated with the top side of the add-in card. The "A" pins on the connector are associated with the bottom side of the add-in card.





Figure 46: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)









Figure 48: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)





3.1.1 Gold Finger Mating Sequence

Per the SFF-TA-1002 specification, the Primary and Secondary connectors are protocol agnostic and are optimized for high speed differential pairs. For use in the OCP NIC 3.0 application, some pin locations are used for single ended control nets or power and would benefit from a shorter pin length for staggering. As such, the recommended add-in card gold finger staging is shown in Table 10 for a two stage, first-mate, last-break functionality. The host connectors have a single stage mating and do not implement different pin lengths.

The AIC Plug (Free) side refers to the add-in card gold fingers; the receptacle (Fixed) side refers to the physical connector on the host platform. This table is based on the SFF-TA-1002 Table A-1 with modifications for OCP NIC 3.0. Refer to the mechanical drawings for pin the first-mate and second-mate lengths.




Table 10: Contact Mating Positions for the Primary and Secondary Connectors



	i				
B4			A4		1
B5			A5		
B6			A6		1
			Ab		1
B7			A7		
B8			A8		
					1
B9			A9		1
B10			A10		
B11			A11		
B12			A12		
B13			A13		1
B14			A14		
B15			A15		
B16			A16		
					1
B17			A17		
B18			A18		1
B19			A19		
					1
B20			A20		
B21			A21		
B22			A22		1
B23			A23		
B24			A24		
B25			A25		
B26			A26		
	1				
B27			A27		
B28			A28		1
		Mech	nanical Key		
		IVIEC			
B29			A29		1
B30			A30		1
B31			A31		1
B32			A32		
B33			A33		1
B34			A34		
B35			A35		
B36			A36		
					1
B37			A37		1
B38			A38		
					1
B39			A39		
B40			A40		1
B41			A41		
					1
B42			A42		
		Mech	nanical Key		
B43			A43		
B44			A44		
B45			A45		1
			A46		
B46					
B47			A47		
B48			A48		
B49			A49		
B50	1		A50		
B51			A51		
B52			A52		
B53			A53		
B54			A54		
B55			A55		
B56			A56		
B57			A57		
B58			A58		
B59			A59		
B60			A60		
B61			A61		
B62			A62		
B63			A63		
B64			A64		
B65	1		A65		
B66			A66		
B67			A67		
B68			A68		
				i l	
	l l		A69		
B69			A69		
			A69 A70		

3.2 Baseboard Connector Requirements

The OCP NIC 3.0 connectors are compliant to the "4C connector" as defined in the SFF-TA-1002 specification for a right angle or straddle mount form-factor. The 4C connector is 140-pins in width and includes support for up to 32 differential pairs to support a x16 PCle connection. The connector also provides 6 pins of 12V for payload power. This implementation is common between both the Primary and Secondary Connectors. In addition, the Primary Connector has a 28-pin OCP Bay to the right of pin 1. These pins are used for management and support for up to a 4 x2 and 4 x4 multi-host configuration on the Primary Connector. The Primary and Secondary Connector drawings are shown in Figure 50, Figure 51, Figure 53 and Figure 54 below.

All diagram units are in mm unless otherwise noted.

3.2.1 Right Angle Connector

The following offset and height options are available for the right angle Primary and Secondary Connectors.

NamePinsStyle and Baseboard ThicknessOffset (mm)Primary Connector – 4C + OCP168 pinsRight Angle4mmSecondary Connector – 4C140 pinsRight Angle4mm

Table 11: Right Angle Connector Options









Figure 51: 140-pin Base Board Secondary Connector – Right Angle



3.2.2 Right Angle Offset

The OCP NIC 3.0 right angle connectors have a 4.0mm offset from the baseboard (pending SI simulation results). This is shown in .

Figure 52: Add-in Card and Host Offset for Right Angle Connectors

<mark>TBD</mark>

3.2.3 Straddle Mount Connector

The following offset and height options are available for the straddle mount Primary and Secondary Connectors.

Table 12: Straddle Mount Connector Options

Name	Pins	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.076"	-0.3mm
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.093"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.062"	Coplanar (0mm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.076"	-0.3mm
Secondary Connector – 4C	140 pins	Straddle Mount for 0.093"	Coplanar (0mm)

Figure 53: 168-pin Base Board Primary Connector – Straddle Mount





Figure 54: 140-pin Base Board Secondary Connector – Straddle Mount





3.2.4 Straddle Mount Offset and PCB Thickness Options

The OCP NIC 3.0 straddle mount connectors have four PCB thicknesses they can accept. The available options are shown in Figure 55. The thicknesses are 0.062", 0.076", 0.093", and 0.105". These PCBs must be controlled to a thickness of $\pm 8\%$. These are available for both the Primary and Secondary connector locations. At the time of this writing, the most commonly used part is expected to be the 0.076" host board thickness.




Figure 55: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors

The connectors are capable of being used coplanar as shown in Figure 56. Additionally, the connectors are also capable of having a 0.3mm offset from the centerline of the host board as shown in Figure 57.





Figure 56: 0mm Offset (Coplanar) for 0.062" Thick Baseboards

Figure 57: 0.3mm Offset for 0.076" Thick Baseboards



3.2.5 Large Card Connector Locations

In order to the support the large form factor, systems must locate the Primary and Secondary Connectors per the mechanical drawing shown in and .

Figure 58: Primary and Secondary Connector Locations for Large Card Support For Right Angle





Figure 59: Primary and Secondary Connector Locations for Large Card Support For Straddle Mount Connectors



3.3 Pin definition

The pin definitions of an OCP NIC 3.0 card with up to a x32 PCIe interface are shown in Table 13 and Table 14. All signal directions are shown from the perspective of the baseboard.

A baseboard system may provide a combination of Primary Connectors only, or Primary and Secondary Connectors to support multiple sizes of add-in cards. Both connectors share common functionality with power, SMBus 2.0, x16 PCle and bifurcation control. The Primary Connector has an additional OCP Bay (pins OCP_A[1:14], OCP_B[1:14]) with additional REFCLKs for supporting up to four PCle hosts, NC-SI connectivity and a Scan Chain for information exchange between the host and card. The NIC is required



to implement the Scan Chain, while the baseboard may choose to optionally implement it. Depending on the baseboard form-factor, multiple OCP NIC 3.0 compliant cards may be designed into the system.

The pins common to the Primary and Secondary Connectors are shown in Section 3.4. The OCP Bay pins on the Primary Connector only are shown in Section 3.5.

Cards or systems that do not require the use of a PCle x16 connection may optionally implement a subset electrical connections as applicable to the design. For example, a x8 (or smaller) card using the first 8 PCle lanes that is compliant with the Primary Connector pinout. Refer to Sections 3.1 and 3.2 for mechanical details. For these cases, the Primary Connector matches the 2C dimensions as defined in SFF-TA-1002.

In all cases, the physical baseboard connectors shall support x16 PCIe widths and must be implemented with the Primary (4C + OCP Bay) and Secondary (4C) connectors.

Table 13: Primary Connector Pin Definition (x16) (4C + OCP Bay)

	Side B	Side A		Ī	
OCP B1	NIC PWR GOOD	PERST2#	OCP A1	₽	₽
OCP B2	PWRBRK#	PERST3#	OCP A2	Primary Connector (x16, 168-pin add-in card with OCP Bay)	Primary Connector (x8, 112-pin add-in card with OCP bay)
OCP B3	LD#	WAKE#	OCP A3	nar,	nar,
OCP_B4	DATA_IN	RBT_ARB_IN	OCP_A4	5	/ 00
OCP_B5	DATA_OUT	RBT_ARB_OUT	OCP_A5	ğ) nn
OCP_B6	CLK	GND	OCP_A6	ect	ect
OCP_B7	SLOT_ID	RBT_TX_EN	OCP_A7	<u> </u>	or (
OCP_B8	RBT_RXD1	RBT_TXD1	OCP_A8	<u>X</u>	(x8,
OCP_B9	RBT_RXD0	RBT_TXD0	OCP_A9	, 1	11
OCP_B10	GND	GND	OCP_A10	68-	2-р
OCP_B11	REFCLKn2	REFCLKn3	OCP_A11	Ď.	'n
OCP_B12	REFCLKp2	REFCLKp3	OCP_A12	ad	add
OCP_B13	GND	GND	OCP_A13	<u>d</u> .	方
OCP_B14	RBT_CRS_DV	RBT_CLK_IN	OCP_A14	n ca	car
	Mechar	nical Key		ard	d ۷
B1	+12V/+12V_AUX	GND	A1	₹:	^it
B2	+12V/+12V_AUX	GND	A2	; , C	0
В3	+12V/+12V_AUX	GND	A3	Ç	윤
B4	+12V/+12V_AUX	GND	A4	Ва	бау
B5	+12V/+12V_AUX	GND	A5	ځ)
В6	+12V/+12V_AUX	GND	A6		
В7	BIFO#	SMCLK	A7		
B8	BIF1#	SMDAT	A8		
В9	BIF2#	SMRST#	A9		
B10	PERSTO#	PRSNTA#	A10		
B11	+3.3V/+3.3V_AUX	PERST1#	A11		
B12	PWRDIS	PRSNTB2#	A12		
B13	GND	GND	A13		
B14	REFCLKn0	REFCLKn1	A14		
B15	REFCLKp0	REFCLKp1	A15		
B16	GND	GND	A16		
B17	PETn0	PERn0	A17		
B18	РЕТр0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		

B21	PETp1	PERp1	A21	_
B22	GND	GND	A22	
B23	PETn2	PERn2	A23	
B24	PETp2	PERp2	A24	
B25	GND	GND	A25	
B26	PETn3	PERn3	A26	
B27	PETp3	PERp3	A27	
B28	GND	GND	A28	
	Mechan	nical Key		
B29	GND	GND	A29	
B30	PETn4	PERn4	A30	
B31	PETp4	PERp4	A31	
B32	GND	GND	A32	
B33	PETn5	PERn5	A33	
B34	PETp5	PERp5	A34	
B35	GND	GND	A35	
B36	PETn6	PERn6	A36	
B37	PETp6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTB0#	PRSNTB1#	A42	
	Mechan			
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	
B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	
L		, , , -	1	ı



Table 14: Secondary Connector Pin Definition (x16) (4C)

Secondary Connector (x8, 84-pin add-in card)

B1		Side B	Side A	
B17	B1			S
B17	B2	+12V/+12V AUX	GND A2	ecc
B17	В3	+12V/+12V AUX	GND A3	nd
B17	B4	_	GND A4	ary
B17	B5			8
B17				- n
B17				ect
B17				<u> </u>
B17				<u> </u>
B17				5, 1
B17				
B17				<u> </u>
B17				ad
B17				
B17				n
B17				ard
B18				
B19 GND GND A19				
B20				
B21				
B22 GND GND A22 B23 PETn2 PERn2 A23 B24 PETp2 PERp2 A24 B25 GND GND A25 B26 PETn3 PERn3 A26 B27 PETp3 PERp3 A27 B28 GND GND A28 Mechanical Key B29 GND GND A29 B30 PETn4 PERn4 A30 B31 PETp4 PERp4 A31 B32 GND GND A32 B33 PETn5 PERn5 A33 B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A40 B41 GND GND <td< td=""><td></td><td></td><td></td><td></td></td<>				
B23				
B24 PETp2 PERp2 A24 B25 GND GND A25 B26 PETn3 PERn3 A26 B27 PETp3 PERp3 A27 B28 GND GND A28 Mechanical Key B29 GND GND A29 B30 PETn4 PERp4 A31 B31 PETp4 PERp4 A31 B32 GND GND A32 B33 PETn5 PERp5 A34 B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERp6 A37 B38 GND GND A38 B39 PETp6 PERp6 A37 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRNTB0# PRSNTB1# A42 Mechanical Key				
B25 GND GND A25 B26 PETn3 PERn3 A26 B27 PETp3 PERp3 A27 B28 GND GND A28				
B26		·	-	
B27				
B28				
B29 GND GND A29			·	
B29 GND GND A29 B30 PETn4 PERn4 A30 B31 PETp4 PERp4 A31 B32 GND GND A32 B33 PETn5 PERn5 A3 B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERp8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERp9	BZO			
B30 PETn4 PERn4 A30 B31 PETp4 PERp4 A31 B32 GND GND A32 B33 PETn5 PERn5 A33 B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERp9 A48 B49 GND GND	B29			
B31 PETp4 PERp4 A31 B32 GND GND A32 B33 PETn5 PERn5 A33 B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A48 B49 GND GND A49				
B32 GND GND A32 B33 PETn5 PERn5 A33 B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49				
B33 PETn5 PERp5 A33 B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49				
B34 PETp5 PERp5 A34 B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B33	PETn5		
B35 GND GND A35 B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49				
B36 PETn6 PERn6 A36 B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49				
B37 PETp6 PERp6 A37 B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B36	PETn6	PERn6 A36	
B38 GND GND A38 B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49				
B39 PETn7 PERn7 A39 B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B38			
B40 PETp7 PERp7 A40 B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B39	PETn7		
B41 GND GND A41 B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B40	PETp7		
B42 PRSNTB0# PRSNTB1# A42 Mechanical Key B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49				
B43 GND GND A43 B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49				
B44 PETn8 PERn8 A44 B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49		Mechan	ical Key	
B45 PETp8 PERp8 A45 B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B43	GND	GND A43	
B46 GND GND A46 B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B44	PETn8		
B47 PETn9 PERn9 A47 B48 PETp9 PERp9 A48 B49 GND GND A49	B45	PETp8	PERp8 A45	
B48 PETp9 PERp9 A48 B49 GND GND A49	B46	GND		
B49 GND GND A49	B47	PETn9	PERn9 A47	
	B48	РЕТр9	PERp9 A48	
	B49	GND	GND A49	
B50 PETn10 PERn10 A50	B50	PETn10	PERn10 A50	

B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	

3.4 Signal Descriptions – Common

The pins shown in this section are common to both the Primary and Secondary Connectors. All pin directions are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: Pins that are only used on Primary Connector 28-pin OCP bay are defined in Section 3.5.

3.4.1 PCle Interface Pins

This section provides the pin assignments for the PCIe interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0. Example connection diagrams for are shown in Figure 72.

Table 15: Pin Descriptions – PCle 1

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn0	B14	Output	PCIe compliant differential reference clock #0, and
REFCLKp0	B15		#1. 100MHz reference clocks are used for the add-in
REFCLKn1	A14	Output	card PCIe core logic.
REFCLKp1	A15		
			For baseboards, the REFCLKO and REFCLK1 signals
			shall be available at the connector. Baseboards shall
			disable REFCLK1 if it is not used by the add-in card.
			For add-in cards, the required REFCLKs shall be
			connected per the endpoint datasheet. Unused
			REFCLKs on the add-in card shall be left as a no
			connect.



			Note: For cards that only support 1 x16, REFCLKO is
			used. For cards that support 2 x8, REFCLKO is used for
			the first eight PCIe lanes, and REFCLK1 is used for the
			second eight PCIe lanes.
			Refer to Section 2.1 in the PCIe CEM Specification,
			Rev 4.0 for electrical details.
PETn0	B17	Output	Transmitter differential pairs [0:15]. These pins are
PETp0	B18		connected from the baseboard transmitter
PETn1	B20	Output	differential pairs to the receiver differential pairs on
PETp1	B21	Саграс	the add-in card.
PETn2	B23	Output	-
PETp2	B24	Оаграс	The PCIe transmit pins shall be AC coupled on the
PETn3	B26	Output	baseboard with capacitors. The capacitors shall be
PETp3	B27	Catpat	placed next to the baseboard transmitters. The AC
PETn4	B30	Output	coupling capacitor value shall be between 176nF
PETp4	B31	Output	(min) and 265nF (max).
PETn5	B33	Output	- (······) and 255 (···a/·)
PETID5	B34	Output	For baseboards, the PET[0:15] signals are required at
PETn6	B36	Output	the connector.
	B37	Output	
PETp6	+	Outout	For add-in cards, the required PET[0:15] signals shall
PETn7	B39	Output	be connected to the endpoint silicon. For silicon that
PETp7	B40	0.1.1	uses less than a x16 connection, the appropriate
PETn8	B44	Output	PET[0:15] signals shall be connected per the endpoint
PETp8	B45		datasheet.
PETn9	B47	Output	datusneet.
PETp9	B48		Refer to Section 6.1 in the PCIe CEM Specification,
PETn10	B50	Output	Rev 4.0 for details.
PETp10	B51		Nev 1.0 for details.
PETn11	B53	Output	
PETp11	B54		_
PETn12	B56	Output	
PETp12	B57		_
PETn13	B59	Output	
PETp13	B60		_
PETn14	B62	Output	
PETp14	B63		
PETn15	B65	Output	
PETp15	B66		
PERn0	A17	Input	Receiver differential pairs [0:15]. These pins are
PERp0	A18		connected from the add-in card transmitter
PERn1	A20	Input	differential pairs to the receiver differential pairs on
PERp1	A21		the baseboard.
PERn2	A23	Input]
PERp2	A24	-	The PCIe receive pins shall be AC coupled on the add-
PERn3	A26	Input	in card with capacitors. The capacitors shall be placed
I.	1		1

DED::2	A 2.7	1	nout to the add in count transmitters. The AC counting
PERp3	A27	1	next to the add-in card transmitters. The AC coupling
PERn4	A30	Input	capacitor value shall be between 176nF (min) and
PERp4	A31	1	265nF (max).
PERn5	A33	Input	For baseboards the DED[O:15] signals are required at
PERp5	A34		For baseboards, the PER[0:15] signals are required at
PERn6	A36	Input	the connector.
PERp6	A37		Foundation could the acquired DED[0.45] signals shall
PERn7	A39	Input	For add-in cards, the required PER[0:15] signals shall
PERp7	A40		be connected to the endpoint silicon. For silicon that
PERn8	A44	Input	uses less than a x16 connection, the appropriate
PERp8	A45		PER[0:15] signals shall be connected per the endpoint
PERn9	A47	Input	datasheet.
PERp9	A48		Defends Costing C.1 in the DOLE CENA Consideration
PERn10	A50	Input	Refer to Section 6.1 in the PCIe CEM Specification,
PERp10	A51		Rev 4.0 for details.
PERn11	A53	Input	
PERp11	A54		
PERn12	A56	Input	
PERp12	A57		
PERn13	A59	Input	
PERp13	A60		
PERn14	A62	Input	
PERp14	A63		
PERn15	A65	Input	
PERp15	A66		
PERSTO#	B10	Output	PCIe Reset #0, #1. Active low.
PERST1#	A11		
			When PERSTn# is deasserted, the signal shall indicate
			the applied power is within tolerance and stable for
			the add-in card.
			PERST# shall be deasserted at least 100ms after the
			power rails are within the operating limits per the
			PCIe CEM Specification. The PCIe REFCLKs shall also
			become stable within this period of time.
			PERST shall be pulled high to 3.3Vaux on the
			baseboard.
			For OCP NIC 3.0, PERST deassertion shall also indicate
			the full card power envelope is available to the add-in
			card.
			For baseboards, the PERST[0:1]# signals are required
			at the connector.



For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon. Unused PERST[0:1]# signals shall be left as a no connect.
Note: For cards that only support 1 x16, PERST0# is used. For cards that support 2 x8, PERST0# is used for the first eight PCIe lanes, and PERST1# is used for the second eight PCIe lanes.
Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.

3.4.2 PCIe Present and Bifurcation Control Pins

This section provides the pin assignments for the PCIe present and bifurcation control signals. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in Figure 60.

The PRSNTA#/PRSNTB[0:3]# state shall be used to determine if a card has been physically plugged in. The BIF[0:2]# pins shall be latched before PWRDIS deassertion to ensure the correct values are detected by the system. Changing the pin states after this timing window is not allowed. Refer to the AC timing diagram in Section XXX for details.

Table 16: Pin Descriptions – PCle Present and Bifurcation Control Pins

Signal Name	Pin #	Baseboard Direction	Signal Description
PRSNTA#	A10	Output	Present A is used for add-in card presence and PCIe capabilities detection.
			For baseboards, this pin shall be directly connected to GND.
			For add-in cards, this pin shall be directly connected to the PRSNTB[3:0]# pins.
PRSNTB0#	B42	Input	Present B [0:3]# are used for add-in card presence
PRSNTB1#	A42		and PCIe capabilities detection.
PRSNTB2#	A12		
PRSNTB3#	B70		For baseboards, these pins shall be connected to the
			I/O hub and pulled up to +3.3Vaux using 1kOhm resistors.
			For add-in cards, these pins shall be strapped to
			PRSNTA# per the encoding definitions described in Section 3.6.
			Note: PRSNTB3# is located at the bottom of the 4C connector and is only applicable for add-in cards with

			a PCIe width of x16 (or greater). Add-in cards that implement a 2C card edge do not use the PRSNTB3# pin for capabilities or present detection.
BIFO# BIF1# BIF2#	B7 B8 B9	Output	Bifurcation [0:2]# pins allow the baseboard to force configure the add-in card bifurcation.
			For baseboards, these pins shall be outputs driven from the baseboard I/O hub and allow the system to force configure the add-in card bifurcation. The baseboard may optionally tie the BIF[0:2]# signals to 3.3Vaux or to ground per the definitions are described in Section 3.6 if no dynamic bifurcation configuration is required.
			For add-in cards, these signals shall connect to the endpoint bifurcation pins if it is supported.
			Note: the required combinatorial logic output for endpoint bifurcation is dependent on the specific silicon and is not defined in this specification.




Figure 60: PCIe Present and Bifurcation Control Pins

3.4.3 SMBus Interface Pins

This section provides the pin assignments for the SMBus interface signals. The AC/DC specifications are defined in the SMBus 2.0 and I^2C bus specifications. An example connection diagram is shown in Figure XXX.



Table 17: Pin Descriptions – SMBus

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
SMCLK	A7	Output, OD	SMBus clock. Open drain, pulled up to 3.3Vaux on the baseboard.
			For baseboards, the SMCLK from the platform SMBus master shall be connected to the connector.
			For add-in cards, the SMCLK from the endpoint silicon shall be connected to the card edge gold fingers.
SMDAT	A8	Input / Output, OD	SMBus Data. Open drain, pulled up to 3.3Vaux on the baseboard.
			For baseboards, the SMDAT from the platform SMBus master shall be connected to the connector.
			For add-in cards, the SMDAT from the endpoint silicon shall be connected to the card edge gold fingers.
SMRST#	A9	Output, OD	SMBus reset. Open drain.
			For baseboards, this pin shall be pulled up to 3.3Vaux. The SMRST pin may be used to reset optional downstream SMBus devices (such as temperature sensors). The SMRST# implementation shall be mandatory for baseboard implementations.
			For add-in cards, SMRST# is optional and is dependent on the add-in card implementation. The SMRST# signal shall be left as a no connect if it is not used on the add-in card.

3.4.4 Power Supply Pins

This section provides the pin assignments for the power supply interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and amended in Section 3.10. An example connection diagram is shown in Figure 61.

Table 18: Pin Descriptions – Power

Signal Name	Pin #	Baseboard Direction	Signal Description
GND	Various	GND	Ground return; a total of 46 ground pins are on the main 140-pin connector area. Refer to Section 3.3 for details.

+12V/+12V_AUX	B1, B2, B3, B4, B5, B6	Power	12V main or 12V Aux power; total of 6 pins per connector. The 12V pins shall be rated to 1.1A per pin with a maximum derated power delivery of 80W.
			The +12V power pins shall be within the rail tolerances as defined in Section 3.10 when the
			PWRDIS pin is driven low by the baseboard.
+3.3V/3.3V_AUX	B11	Power	3.3V main or 3.3V Aux power; total of 1 pin per connector. The 3.3V pin shall be rated to 1.1A for a maximum derated power delivery of 3.63W. The 3.3Vaux/main power pin shall be within the rail
			tolerances as defined in Section 3.10 when the PWRDIS pin is driven low by the baseboard.
PWRDIS	B12	Output, O/D	Power disable. Active high. Open-drain
			This signal shall be pulled up to 3.3V through a 10kOhm resistor on the baseboard.
			When high, all add-in card supplies shall be disabled.
			When low, add-in card supplies shall be enabled.

PWRDIS
12V

SVR #1

PG

SVR #2

PG

SVR #3

SVR #3

SVR #3

NIC_PWR_GOOD

Figure 61: Example Power Supply Topology

3.4.5 Miscellaneous Pins

This section provides the pin assignments for the miscellaneous interface signals.

Table 19: Pin Descriptions – Miscellaneous 1



Signal Name	Pin #	Baseboard	Signal Description
		Direction	
RFU, N/C	B68,	Input /	Reserved future use pins. These pins shall be left as
	B69,	Output	no connect.
	A68,		
	A69, A70		

3.5 Signal Descriptions – OCP Bay (Primary Connector)

The following section describes the functions in the Primary Connector 28-pin OCP bay. This 28-pin bay is shown in Section 3.3 and have pin numbers designated as OCP_B[1:14], and OCP_A[1:14]. All pin directions on this OCP bay are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: The pins that are common to both the Primary and Secondary Connectors are defined in Section 3.4.

3.5.1 PCle Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the PCIe interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in Section XXX. An example connection diagram that shows REFCLK2, REFCLK3, PERST2# and PERST3# is shown in Section 3.7.

Table 20: Pin Descriptions – PCle 2

Signal Name	Pin #	Baseboard Direction	Signal Description
REFCLKn2 REFCLKp2	OCP_B11 OCP_B12	Output	PCIe compliant differential reference clock #2, and #3. 100MHz reference clocks are used for the add-in
REFCLKn3 REFCLKp3	OCP_A11 OCP_A12	Output	For baseboards, the REFCLK2 and REFCLK3 signals
			are required at the Primary connector. Baseboards shall disable REFCLK2 and REFCLK3 if they are not used by the add-in card.
			For add-in cards, the required REFCLKs shall be connected per the endpoint datasheet. Unused REFCLKs on the add-in card shall be left as a no connect.
			Note: REFCLK2 and REFCLK3 are not used for cards that only support a 1 x16, 1 x8 or 2 x8 connection.
			Refer to Section 2.1 in the PCIe CEM Specification, Rev 4.0 for details.

DEDCT2#	OCD 44	O. 14: : 14	DCIo Docat #2 #2 Astina Ison
PERST2# PERST3#	OCP_A1 OCP_A2	Output	PCIe Reset #2, #3. Active low.
	00.7.5		When PERSTn# is deasserted, the signal shall indicate the applied power is within tolerance and stable for the add-in card.
			PERST# shall be deasserted at least 100ms after the power rails are within the operating limits per the PCIe CEM Specification. The PCIe REFCLKs shall also become stable within this period of time.
			PERST shall be pulled high to 3.3Vaux on the baseboard.
			For OCP NIC 3.0, PERST deassertion shall also indicate the full card power envelope is available to the add-in card.
			For baseboards, the PERST[2:3]# signals are required at the connector.
			For add-in cards, the required PERST[2:3]# signals shall be connected to the endpoint silicon. Unused PERST[2:3]# signals shall be left as a no connect.
			Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.
			Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.
WAKE#	OCP_A3	Input, OD	WAKE#. Open drain. Active low.
			This signal shall be driven by the add-in card to notify the baseboard to restore PCIe link. For add-in cards that support multiple WAKE# signals, their respective WAKE# pins may be tied together as the signal is open-drain to form a wired-OR.
			For baseboards, this signal shall be pulled up to +3.3V on the baseboard with a 10kOhm resistor. This signals shall be connected to the system WAKE# signal.
			For add-in cards, this signal shall be directly connected to the endpoint silicon WAKE# pin(s). This pin shall be left as a no connect if WAKE# is not supported by the silicon.



Refer to Section 2.3 in the PCIe CEM Specification,
Rev 4.0 for details.

3.5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the NC-SI over RBT interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in the NC-SI specification. An example connection diagram is shown in Figure 62.

Table 21: Pin Descriptions - NC-SI Over RBT

Signal Name	Pin #	Baseboard	Signal Description
DDT CLK IN	OCD 414	Direction	Deference clock input Comphysics alock reference
RBT_CLK_IN	OCP_A14	Output	Reference clock input. Synchronous clock reference for receive, transmit and control interface. The clock
			shall have a nominal frequency of 50MHz ±100ppm.
			For baseboards, this pin shall be connected between
			the baseboard NC-SI over RBT PHY and the Primary
			connector OCP bay. This signal requires a 100kOhm pull down resistor on the baseboard. If the
			baseboard does not support NC-SI over RBT, then
			this signal shall be terminated to ground through a
			100kOhm pull down resistor.
			For add-in cards, this pin shall be connected between
			the gold finger to the endpoint silicon. This pin shall
222 222 217	000 044		be left as a no connect if NC-SI is not supported.
RBT_CRS_DV	OCP_B14	Input	Carrier sense/receive data valid. This signal is used to indicate to the baseboard that the carrier
			sense/receive data is valid.
			For baseboards, this pin shall be connected between
			the baseboard NC-SI over RBT PHY and the
			connector. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not
			support NC-SI over RBT, then this signal shall be
			terminated to ground through a 100kOhm pull down
			resistor.
			For add-in cards, this pin shall be connected between
			the gold finger to the endpoint silicon. This pin shall
DDT DVD0	000.00		be left as a no connect if NC-SI is not supported.
RBT_RXD0 RBT_RXD1	OCP_B9 OCP_B8	Input	Receive data. Data signals from the network controller to the BMC.
VDI_KVDI	OCP_BO		CONTROLLER TO THE BIVIC.

			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to 3.3Vaux through a 100kOhm pull-up. For add-in cards, this pin shall be connected between the gold finger and the RBT_RXD[0:1] pins on
			endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_TX_EN	OCP_A7	Output	Transmit enable.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor to ground on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down.
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_TXD0 RBT_TXD1	OCP_A9 OCP_A8	Output	Transmit data. Data signals from the BMC to the network controller.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to 3.3Vaux through a 100kOhm pull-up.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_TXD[0:1] pins on the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_ARB_OUT	OCP_A5	Output	NC-SI hardware arbitration output. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_IN signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_OUT to



			the RBT_ARB_IN pin of the next NC-SI capable device in the ring, or back to the RBT_ARB_IN pin of the source device if there is a single device on the ring. For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_IN pin to allow a complete hardware arbitration ring on the add-in card. For add-in cards, this pin shall be connected from the gold finger to the RBT_ARB_IN pin on the endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_IN pin if NC-SI is not supported. This allows the hardware arbitration signals to pass through in a multi-primary connector baseboard.
RBT_ARB_IN	OCP_A4	Input	NC-SI hardware arbitration input. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_OUT signal of an adjacent device in the hardware arbitration ring. The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_IN to the RBT_ARB_OUT pin of the next NC-SI capable device in the ring, or back to the RBT_ARB_OUT pin of the source device if there is a single device on the ring. For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_OUT pin to allow a complete hardware arbitration ring on the add-in card.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_ARB_OUT pin on the endpoint silicon. This pin shall be directly connected to the card edge RBT_ARB_OUT pin if NC-SI is not supported. This allows the hardware arbitration signals to pass through in a multi-primary connector baseboard.
SLOT_ID	OCP_B7	Output	NC-SI Address pin. This pin shall only be used if the end point silicon supports package identification.

For baseboards, this pin shall be used to identify the slot ID value. This pin shall be directly to GND for SlotID = 0. This pin shall be pulled up to 3.3Vaux for SlotID = 1.

For add-in cards, this pin shall be connected to the endpoint device GPIO associated with the Package ID[1] field. Refer to Section 4.8.1 and the device datasheet for details.

For add-in cards with multiple endpoint devices, the SLOT_ID pin may be used to configure a different Package ID value so long as the resulting combination does not cause addressing interferences.

For endpoint devices without NC-SI support, this pin shall be left as a no connect on the add-in card.




Figure 62: NC-SI Over RBT Connection Example – Single Primary Connector






Figure 63: NC-SI Over RBT Connection Example – Dual Primary Connector

Note 1: For baseboard designs with a single Primary Connector, connect ARB_IN to ARB_OUT to complete the NC-SI hardware arbitration ring. For designs with multiple Primary Connectors, connect ARB_IN and ARB_OUT to an analog mux to complete the NC-SI arbitration ring based on the number of cards installed in the system. An example dual Primary Connector implementation is shown in Figure 63.

Note 2: For add-in cards with two discrete endpoint silicon, the Package ID[0] bit shall be statically set based on its silicon instance. For example, the figure above shows Network Silicon #0 and Network Silicon #1. Network Silicon #0 has Package ID[0] = 0b0, Network Silicon #1 has Package ID[0] = 0b1.

3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the Scan Bus interface signals on the Primary Connector OCP Bay. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in Figure 64.

Table 22: Pin Descriptions – Scan Chain

Signal Name	Pin #	Baseboard Direction	Signal Description
CLK	OCP_B6	Output	Scan clock. The CLK is an output pin from the baseboard to the add-in card. The CLK may run up to 12.5MHz.
			For baseboard implementations, the CLK pin shall be connected to the Primary Connector. The CLK pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the CLK pin shall be connected to Shift Registers 0 & 1, and optionally connected to Shift Registers 2 & 3 (if implemented) as defined in the text and Figure 64, below. The CLK pin shall be pulled up to 3.3Vaux through a 1kOhm resistor.
DATA_OUT	OCP_B5	Output	Scan clock data output from the baseboard to the add-in card. This bit stream is used to shift in NIC configuration data.
			For baseboard implementations, the DATA_OUT pin shall be connected to the Primary Connector. The DATA_OUT pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the DATA_OUT pin may be left floating if it is not used for add-in card configuration. The DATA_OUT pin shall be pulled up to 3.3Vaux through a 1kOhm resistor.
DATA_IN	OCP_B4	Input	Scan clock data input to the baseboard. This bit stream is used to shift out NIC status bits.
			For baseboard implementations, the DATA_IN pin shall be pulled up to 3.3Vaux through a 10kOhm resistor to prevent the input signal from floating if a card is not installed. This pin may be left as a no connect if the scan chain is not used.



			For NIC implementations, the DATA_IN scan chain is required. The DATA_IN pin shall be connected to Shift Registers 0 & 1, as defined in the text and Figure 64.
LD#	OCP_B3	Output	Scan clock shift register load. Used to latch configuration data on the add-in card. For baseboard implementations, the LD# pin shall be pulled up to 3.3Vaux through a 1kOhm resistor if the scan chain is not used to prevent the add-in card from erroneous data latching. For NIC implementations, the LD# pin implementation is required. The LD# pin shall be connected to Shift Registers 0 & 1 as defined in the text and Figure 64. The LD# pin shall be pulled up to
			3.3Vaux through a 1kOhm resistor.

The scan chain provides side band status indication between the add-in card and the baseboard. The scan chain bit definition is defined in the two tables below. The scan chain data stream is 32-bits in length for both the DATA_OUT and the DATA_IN streams. The scan chain implementation is optional on the host, but is mandatory on all OCP NIC 3.0 cards. The scan chain components operates on the 3.3Vaux power domain.

The DATA_OUT bus is an output from the host. The DATA_OUT bus provides initial configuration options to the add-in card. At the time of this writing, the default implementation does not use the DATA_OUT stream and is not implemented on the NIC. However, all baseboard systems that implement the Scan Chain shall connect DATA_OUT between the platform and the Primary Connector for future-proofing NIC implementations and subsequent revisions of this specification.

ΛΤΛ	OUT Field	Default	Description	
	Table 23: Pin D	escriptions – Sc	an Chain DATA_OUT Bit Definition	

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.[07]	RSVD	0b000000	Reserved. Byte 0 value is 0h00.
1.[07]	RSVD	0h00	Reserved. Byte 1 value is 0h00.
2.[07]	RSVD	0h00	Reserved. Byte 2 value is 0h00.
3.[07]	RSVD	0h00	Reserved. Byte 3 value is 0h00.

The DATA_IN bus is an input to the host and provides NIC status indication. The default implementation is completed with two 8-bit 74LV165 parallel in to serial out shift registers in a cascaded implementation. Up to four shift registers may be implemented to provide additional NIC status indication to the host platform.

DATA_IN shift registers 0 & 1 shall be mandatory for scan chain implementations. DATA_IN shift registers 2 & 3 are optional depending on the card type and fields being reported to the host. DATA_IN shift register 2 may be used to indicate future definitions of the scan chain bit stream. DATA_IN shift

registers 3 (in conjunction with shift register 2) are required for reporting link/activity indication on card implementations with 5-8 ports.

The host should read the DATA_IN bus multiple (TBD) times to qualify the incoming data stream.

A 1kOhm pull up resistor shall be implemented on the NIC to the SER input of the last shift register on the DATA_IN scan chain to maintain a default bit value of 0b1 for unused bits for implementations using less than four shift registers.

Table 24: Pin Descriptions – Scan Bus DATA_IN Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.0	PRSNTB[0]#	0bX	PRSNTB[3:0]# bits shall reflect the same state as
0.1	PRSNTB[1]#	0bX	the signals on the Primary Connector.
0.2	PRSNTB[2]#	0bX	
0.3	PRSNTB[3]#	0bX	
0.4	WAKE_N	0bX	PCIe WAKE_N signal shall reflect the same state as the signal on the Primary Connector.
0.5	TEMP_WARN	0b0	Temperature monitoring pin from the on-card thermal solution. This pin shall be asserted high when temperature sensor exceeds the temperature warning threshold.
0.6	TEMP_CRIT	0b0	Temperature monitoring pin from the on-card thermal solution. This pin shall be asserted high when temperature sensor exceeds the temperature critical threshold.
0.7	FAN_ON_AUX	0b0	When high, FAN_ON_AUX shall request the system fan to be enabled for extra cooling in the S5 state.
1.0	LINK_ACT_P0	0b1	Port 03 link/activity indication. Active low.
1.1	LINK_ACT_P1	0b1	
1.2	LINK_ACT_P2	0b1	0b0 – Link LED is illuminated on the host platform.
1.3	LINK_ACT_P3	0b1	0b1 – Link LED is not illuminated on the host platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port. The blink
			rate should blink low for 50-500ms during activity periods.
1.4	CDEED A DO	0b1	Off = the physical link is down or disabled
1.4	SPEED_A_PO SPEED A P1	0b1 0b1	Port 03 speed A (max rate) indication. Active low.
1.6	SPEED_A_P1	0b1 0b1	0b0 – Port is linked at maximum speed.
1.6	SPEED_A_P2	0b1 0b1	0b1 – Port is inked at maximum speed. 0b1 – Port is not linked at the maximum speed or
1./	SPEED_A_PS	ODI	no link is present.
2.0	ScanChainVer[0]	0b1	ScanChainVer[1:0] shall be used to indicate the
2.1	ScanChainVer[1]	0b1	scan chain bit definition version. The encoding shall be as follows:



			0b11 – Scan chain bit definition version 1 corresponding to OCP NIC 3.0 version 1.0.
			All other encoding values shall be reserved.
2.2	RSVD	0b1	Byte 2 bits [2:7] are reserved. These bits shall
2.3	RSVD	0b1	default to the value of 0b1. These bits may be used
2.4	RSVD	0b1	in future versions of the scan chain.
2.5	RSVD	0b1	
2.6	RSVD	0b1	
2.7	RSVD	0b1	
3.0	LINK_ACT_P4	0b1	Port 47 link/activity indication. Active low.
3.1	LINK_ACT_P5	0b1	
3.2	LINK_ACT_P6	0b1	0b0 – Link LED is illuminated on the host platform.
3.3	LINK_ACT_P7	0b1	0b1 – Link LED is not illuminated on the host platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port. The blink
			rate should blink low for 50-500ms during activity
			periods.
			Off = the physical link is down or disabled
3.4	SPEED_A_P4	0b1	Port 47 speed A (max rate) indication. Active low.
3.5	SPEED_A_P5	0b1	
3.6	SPEED_A_P6	0b1	0b0 – Port is linked at maximum speed.
3.7	SPEED_A_P7	0b1	0b1 – Port is not linked at the maximum speed or no link is present.

Host PLD 74LV594 The 74LV594 DATA_OUTs hift register has no defined function in the current OCP NIC 3.0 specification and is VCC QA QB SER DATA OUT QD QE SRCLK CLK (12.5MHz) SRCLRn QG LD N **RC LK** QH **RC LRn** Connector Boundary OH, GND 74LV165 #0 VCC PRSNTB[0]# (Mirrored from Primary Connector) PRSNTB[1]# (Mirrored from Primary Connector)
PRSNTB[2]# (Mirrored from Primary Connector) CLK INH D PRSNTB[3]# (Mirrored from Primary Connector) - WAKE_N - TEMP_WARN SH/LDn G DATA_IN Н FAN_ON_AUX QH' GND 74LV165#1 VCC LINK_ACTO (Active Low = ON, default 0b1) LINK_ACT1 (Active Low = ON, default 0b1) LINK_ACT2 (Active Low = ON, default 0b1) CLK_INH LINK_ACT3 (Active Low = ON, default 0b1) D SPEED0 (Active Low = ON, default 0b1) SPEED1 (Active Low = ON, default 0b1) SH/LDn SPEED2 (Active Low = ON, default 0b1) G 1k SPEED3 (Active Low = ON, default 0b1) Н Ohm SER GND Implement a 1kOhm pull up to 3.3Vaux for the last shift register on the bus. 74LV165#2 VCC CLK INH SH/LDn Н OH' SER GND 74LV165#3 C D CLK_INH SH/LDn G QH Н QH' SER GND

Figure 64: Scan Bus Connection Example



3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)

This section provides the miscellaneous pin assignments for the pins on the Primary Connector OCP Bay. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and Section 3.12. An example connection diagram is shown in Figure XXX.

Table 25: Pin Descriptions – Miscellaneous 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PWRBRK#	OCP_B2	Output, OD	Power break. Active low, open drain.
			This signal shall be pulled up to 3.3Vaux on the add- in card with a minimum of 95kOhm. The pull up on the baseboard shall be a stiffer resistance in-order to meet the timing specs as shown in the PCIe CEM Specification.
			When this signal is driven low by the baseboard, the Emergency Power Reduction State is requested. The add-in card shall move to a lower power consumption state.
NIC_PWR_GOOD	OCP_B1	Input	NIC Power Good. Active high. This signal is driven by the add-in card.
			When high, this signal shall indicate that all of the add-in card power rails are operating within nominal tolerances.
			When low, this signal shall indicate that the add-in card power supplies are not yet within nominal tolerances or are in a fault condition.
			For baseboards, this pin may be connected to the platform I/O hub as a NIC power health status indication. This signal shall be pulled down to ground with a 100kOhm resistor on the baseboard to prevent a false power good indication if no addin card is present.
			For add-in cards this signal shall indicate the add-in card power is "good". This signal may be implemented by a cascaded power good or a discrete power good monitor output.
GND	OCP_A6 OCP_A10 OCP_A13 OCP B10	GND	Ground return; a total of 5 ground pins are on the OCP bay area.

OCD B13	
OCL_DI3	

3.6 PCIe Bifurcation Mechanism

OCP3.0 baseboards and add-in cards support multiple bifurcation combinations. Single socket baseboards with a single or multiple root ports, as well as a multi-socket baseboards with a single or multiple root ports are supported. The bifurcation mechanism also supports add-in cards with a single or multiple end points. These features are accomplished via I/O pins on the Primary and Secondary connector:

- PRSNTA#, PRSNTB[3:0]#. The PRSNTA# pin shall connect to the PRSNTB# pins as a hard coded value on the add-in card. The encoding of the PRSNTB[3:0]# pins allows the baseboard to determine the PCIe Links available on the add-in card.
- BIF[3:0]#. The BIF# pin states shall be controlled by the baseboard to allow the baseboard to
 override the default end point bifurcation for silicon that support bifurcation. Additional
 combinatorial logic is required and is specific to the card silicon. The combinatorial logic is not
 covered in this specification. The BIF[3:0]# pins may optionally be hardcoded for baseboards that do
 not require a dynamic bifurcation override.

A high level bifurcation connection diagram is shown in Figure 65.




Figure 65: PCIe Bifurcation Pin Connections Support



3.6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)

The add-in card to baseboard configuration mechanism consists of four dual use pins (PRSNTB[3:0]#) on the add-in card and a grounded PRSNTA# pin on the baseboard. These pins provide card presence detection as well as mechanism to notify the baseboard of the pre-defined PCIe lane width capabilities. The PRSNTB[3:0]# pins are pulled up to 3.3Vaux on the baseboard and are active low signals. A state of 0b1111 indicates that no card is present in the system. Depending on the capabilities of the add-in card, a selection of PRSNTB[3:0]# signals may be strapped to the PRSNTA# signal and is pulled low by the baseboard. The encoding of the PRSTNB[3:0]# bits is shown in Table 26 for x16 and x8 PCIe cards.

3.6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)

Three signals (BIF[2:0]#) are driven by the baseboard to notify requested bifurcation on the add-in card silicon. This allows the baseboard to set the lane configuration on the add-in card that supports multiple bifurcation options.

For example, a baseboard that has four separate hosts that support a 4 x4 connection, should appropriately drive the BIF[2:0]# pins per Table 26 and indicate to the add-in card silicon to setup a 4 x4 configuration.

As previously noted, the BIF[2:0]# signals require additional combinatorial logic to decode the BIF[2:0]# value and appropriately apply it to the end-point silicon. The combinatorial logic is not covered in the specification as its implementation is specific to the vendor silicon used.

3.6.3 PCIe Bifurcation Decoder

The combination of the PRSNTB[3:0]# and BIF[2:0]# pins deterministically sets the PCIe lane width for a given combination of baseboard and add-in cards. Table 26 shows the resulting number of PCIe links and its width for known combinations of baseboards and add-in cards.

*Note: The baseboard must disable PCIe lanes during the initialization phase if the number of detected PCIe links are greater than what is supported on the baseboard to prevent a nondeterministic solution. For example, if the baseboard only supports a 1 x16 connection, and the add-in card only supports a 2 x8 connection, the baseboard must disable PCIe lanes 8-15 to prevent any potential LTSSM issues during the discovery phase.

Table 26: PCIe Bifurcation Decoder for x16 and x8 Card Widths

					Single Host	Host			RSVD	Dual Host	Quad Host	Quad Host
		Host		-	1Host	1 Host	1 Host		RSVD	2 Hosts	4 Hosts	4 Hosts
		Host CPU Sockets	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket 2 Upstream Sockets 4 Upstream Sockets	2 Upstream Sockets	4 Upstream Sockets	4 Sockets (1 Socket per Host) First 8 PCle lanes	RSVD	ckets Host)	4 Upstream Sockets (1 Socket per Host)	4 Sockets (1 Socket per Host) First 8 PCle lanes
Network Card - Supported PCIe	Network Card – Supported PCIe Configurations	Total PCIe Links	1 Link (No Bifurcation)	1 or 2 Links	1, 2, or 4 Links	2 Links	4 Links	4 x2 links	HSVD	2 Links	4 Links	4 x2 links
		System Support	Z	1x16,1x8,1x4,1x2,1x1	1x16,1x8,1x4,1x2,1x1	1x8,1x4,1x2,1x1			BSVD	5.0 0.0 P.0 0.0		
				280,284,282,281	4.4 4.2 4.4	280,284,282,281	D.A. O. A. A. A.	4.0 4.4		2.80, 2.84, 2.82, 2.81	A.A 4 A	4.0 4.4
Bequired		Sustem Foooding BIFT2:01#	UPUUU	OPOU	05000	OBOUT	0h010	482,481 0b011	09400	0b101	0b110	182,481 Obiii
Card Short	1 Supported Bifurcation	Add-in-Card Freeding	20000	1	20000	10000	2000	1			,	
_												
n/a Not Present	Card Not Present	061111	RSVD - Card not present in the system	n the system								
	1x8,1x4,1x2,1x1	01110	1,8	1×8	1×8	1,8	1×4	1×2		1,88	1×4	1×2
2C 1x8 Option A	-					(Sooket 0 only)	(Socket 0 only)	(Sooket 0 only)		(Host 0 only)	(Host 0 only)	(Host 0 only)
2C 1x4	1x4,1x2,1x1	061110	4×L	4.	1×4	1x4 (Socket 0 only)	1x4 (Socket 0 only)	1x2 (Socket 0 only)		1×4 (Host 0 only)	1x4 (Host 0 only)	1x2 (Host 0 only)
	1x2,1x1	0P1110	1,2	182	1×2	1,2	182	182	1	182	182	1×2
75	5	0F1110	5	5	5	(Socket Uonly)	(Socket Uonly)	(Socket Uonly)		(Host Uonly)	(Host U only)	(Host Uonly)
2C 1x1						(Socket 0 only)	(Socket 0 only)	(Socket Donly)		(Host Donly)	(Host Donly)	(Host Donly)
2C 1x8 Detion	1x8,1x4,1x2,1x1	0b11 01	1×8	9×L	9×1	1x8 (Socket floolu)	2×4	2 x2 (Socket [] & 2 oplu)	1	1x8 (Host Donly)	2×4	2x2 (Host 08.2 only)
	2x8 Option B 4x4, 4x2, 4x1	061101	1×8*	2 48	2 48	2 48	4 84	2 x2 (Sooket 0 & 2 only)		2×8	4 84	2x2 (Host 0 & 2 only)
	1x8,1x4	061100	1x8	1x8	1x8	1×8	2×4	4 82		1.8	2×4	4 *2
2C 1×8 Option [2 x4, 1x8 Option D 4 x2 (First 8 lanes), 4 x1					(Socket 0 only)				(Host 0 only)		
	1x16,1x8,1x4 2x8,2x4,	0b11 00	1x16	1,816	1×16	2 x8	4×4	4 8.2	1	2×8	4×4	4×2
	1x16 Option D 4x4, 4x2 (First 8 lanes), 4x1											
RSVD RSVD	RSVD		RSVD - The encoding of 0	 The encoding of 0b1011 is reserved due to insufficient spacing between PRSNIA and PRSNIB2 pin to provide positive card identification. 	sufficient spacing between	n PRSNTA and PRSNTB2	pin to provide positive can	d identification.				
2C 2×4	2 N4, 2 N2, 2 N1 1 N4, 1 N2, 1 N1	0b1 010	1×4	4×-	2×4	1x4 (Socket 0 only)	2×4	2 x2 (Sooket 0 & 2 only)		1x4 (Host 0 only)	2×4	2 x 2 (Host 0 & 1 only)
2C 4 4%	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2 1 x1	051 001	142	2%	2 H2	1x2 (Socket 0 only)	2 n2	4 # 2		1x2 (Host 0 only)	2 x/2	4×2
VD RSV	future x8 encoding	061000					,	-				
4C 1x16 Option A		060111	1x16	1816	1x16	1x8 (Socket 0 only)	1x4 (Socket 0 only)	1x2 (Socket 0 only)		1x8 (Host Donly)	1x4 (Host 0 only)	1x2 (Host 0 only)
4C 2x8 Option A	2x8,2x4,2x2,2x1	000110	1×8*	2×8	2×8	2×8	2x4 (Socket 0 & 2 only)	2 x2 (Sooket 0 & 2 only)		2×8	2x4 (Host 0 & 2 only)	1x2 (Host 0 & Jonly)
	1x16 Detion B 2x8 2x4 2x2 2x1	060101	1×16	1x16	1×16	2 48	2 x4 (Socket 0 & 2 only)	1x2 (Socket 0 only)		2×8	2x4 (Host 0 & 2 only)	2×2 [Host 0 & Jonly]
4C 1x16 Option	1x16,1x8,1x4 2x8,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	060 100	1x16	1x16	1×16	2 к8	4×4	2 x2 (Socket 0 & 2 only)		2 x8	484	2x2 (Host 0 & Tonly)
4C 4.84	4 84, 4 82, 4 81	060 011	184*	2.44*	4×4	2 x4 (EP 0 and 2 only)	4×4	4 x2 (Socket 0 & 2 only)		2×4 (EP 0 and 2 only)	4.4	4x2 (Host 0 & 1 only)
RSV	RSVD	0b0 010	-		-	-	-	-		-	-	-
RSVD RSVD	RSVD	000001	-	-	-	-	-	-		-	-	-
RSVD RSVD	RSVD	000090	-	-	-		-	-			-	-



3.6.4 Bifurcation Detection Flow

[Need input and clarification from system vendors]

The following detection flow shall be used to determine the resulting link count and lane width based on the baseboard and add-in card configurations.

- 1. The baseboard shall read the state of the PRSNTB[3:0]# pins. An add-in card is present in the system if the resulting value is not 0b1111.
- 2. Firmware determines the add-in card PCIe lane width capabilities per Table 26 by reading the PRSNTB[3:0]# pins.
- 3. The baseboard reconfigures the PCIe bifurcation on its ports to match the highest common lane width and lowest common link count on the card.
- 4. For cases where the baseboard request a link count override (such as requesting a 4-host baseboard requesting 4 x4 operation on a supported card that would otherwise default to a 2 x8 case), the BIF[0:2]# pins shall be asserted as appropriate. Asserting the BIF[0:2]# pins assumes the add-in card supports the requested link override.
- 5. PERST# shall be deasserted after the >100ms window as defined by the PCIe specification. Refer to Section 3.12 for timing details.

3.6.5 PCle Bifurcation Examples

For illustrative purposes, the following figures show several common bifurcation permutations. Figure 66 illustrates a single host baseboard that supports x16 with a single controller add-in card that also supports x16. The PRSTNB[3:0]# state is 0b0111. The BIF[2:0]# state is 0b000 as there is no need to instruct the end-point network controller to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16. The single host baseboard determines that it is also capable of supporting 1 x16. The resulting link width is 1 x16.




Figure 66: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)



Figure 67 illustrates a single host baseboard that supports 2 x8 with a single controller add-in card that also supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The single host baseboard determines that it is also capable of supporting 2 x8. The resulting link width is 2 x8.




Figure 67: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)

Figure 68 illustrates a four host baseboard that supports 4 x4 with a single controller add-in card that supports 1 x16, 2 x8 and 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b101 as the end point network controller is forced to bifurcate to 4 x4. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16, 2 x8 and 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.




Figure 68: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)



Figure 69 illustrates a four host baseboard that supports 4 x4 with a four controller add-in card that supports 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.




Figure 69: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)

Figure 70 illustrates a single host baseboard that supports 1 x16 with a dual controller add-in card that supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The four host baseboard determines that it is capable of 1x 16, but down shifts to 1 x8. The resulting link width is 1 x8 and only on endpoint 0.




Figure 70: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)



3.7 PCIe Clocking Topology

The OCP NIC 3.0 specification allows for up to four PCIe REFCLKs on the Primary Connector and up to two PCIe REFCLKs on the Secondary Connector. In general, the association of each REFCLK is based on the PCIe Link number on a per connector basis and is shown in Table 27. Cards that implement both the Primary and Secondary connectors have a total of up to 6 REFCLKs.

REFCLK #	Description	Availability (Connector)
REFCLK0	REFCLK associated with Link 0.	Primary and Secondary Connectors.
REFCLK1	REFCLK associated with Link 1.	Primary and Secondary Connectors.
REFCLK2	REFCLK associated with Link 2.	Primary Connector only.
REFCLK3	REFCLK associated with Link 3.	Primary Connector only.

Table 27: PCIe Clock Associations

For each add-in card, the following REFCLK connection rules must be followed:

- For a 1 x16 capable add-in card, REFCLKO shall be used for lanes [0:15].
- For a 2 x8 capable add-in card, REFCLKO shall be used for lanes [0:7] and REFCLK1 shall be used for lanes [8:15].
- For a 4 x4 capable add-in card, REFCLKO shall be used for lanes [0:3], REFCLK1 shall be used for lanes [4:7], REFCLK2 shall be used for lanes [8:11] and REFCLK3 shall be used for lanes [12:15]. Pins for REFCLK2 and REFCLK3 are described in Section 3.5.1 and are located on the 28-pin OCP bay.

Root Complex Network Silicon **Root Complex** Network Silicon (1 x16) (1 x16) (2 x8)(2 x8) REFCLKO REFCLKO REFCLKO Connector Boundary PERSTO# PERSTO# Boundary PER[0:15] PER[0:15] PET[0:15] PER[0:7 PET[0:7] REFCLK: REFCLK1 PERST1# PERST1# FP #1 PET[8:15] PER[8:15] PER[8:15] PET[8:15] WAKE# 10k WAKEO# WAKE# WAKE1#

Figure 71: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards




Figure 72: PCIe Interface Connections for a 4 x4 Add-in Card

3.8 PCIe Bifurcation Results and REFCLK Mapping

For the cases where the baseboard and add-in card bifurcation are permissible, this section enumerates all of the supported PCIe link, lane and REFCLK mappings for each supported configuration. The bifurcation decoder is shown in Section 3.6.3.



Table 28: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)

Second Second Bination Notes Author Control Contro	ingle H	ost, Single Upstr	- 51	k, no bifurcation		1x16, 1x8, 1x4, 1x2, 1					-		ļ	-		-			-			-		
Mode	Min Card Width	Card Short Name	Supported Bifurcation Modes	Add-in-Card Encoding PRSNTB[3:0]#	Host		Ipstream Links	BIF[2:0]#	Resulting Link									Lane 9		Lane 11	Lane 12	Lane 13 Li	Lane 14 La	Lane 15
14 14 14 14 14 14 14 14	n/a			0b1111	1 Host	1 Upstream Socket	1 Link	00000											_					
1,45,14,14,14,14,14,14,14,14,14,14,14,14,14,	20	1 x8 Option A		0b1110	1 Host	1 Upstream Socket	1 Link	00090	1 x8		_			_		_								
14.2 14.3 14.3 14.3 14.5	30	1 x4		0b1110	1 Host	1 Upstream Socket	1 Link	00090	1×4			_	k 0,											
14.5 14.5	20	1x2		0b1110	1 Host	1 Upstream Socket	1 Link	00090	1x2		Link 0, ane 1													
14.6 Options 1.45, 1.44,	20	1×1		0b1110	1 Host	1 Upstream Socket	1 Link	00090	1x1	Link 0, Lane 0														
1.00 2.00	20	1 x8 Option B	1×1	0b1101	1 Host	1 Upstream Socket	1 Link	00090	1x8					_				Host Disabled	Host Disabled	Host Disabled	Host Disabled D	Host isabled Dis	Host I	Host sabled
14.6 14.6	4C	2 x8 Option B	2 x1	0b1101	1 Host	1 Upstream Socket	1 Link	00090	1×8*									Host	Host Disabled	Host Disabled	Host Disabled D	Host isabled Dis	Host I	Host (
1166 Option D 4x4 4 2 First 8 innest, 4x1 1 1 1 1 1 1 1 1 1				0b1100	1 Host	1 Upstream Socket	1 Link	00000	1x8															
1416, 146, 146, 147, 147, 147, 147, 147, 147, 147, 147	2C	1 x8 Option D	4 x2 (First 8 lanes), 4 x1							_	=	=	_	=	_	_								
SSVD SSVD SSVD Didition 1 Host 1 Upstreem Societ 1 Unit 00000	4C	1 x16 Option D		0b1100	1 Host		1 Link	00000	1×16									Link 0, Lane 9	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, L	Link 0, Li Lane 14 La	Link 0, Lane 15
1.44 2.42 2.44	RSVD			051011	1 Host	1 Upstream Socket	1 Link	00000																
A.2.	30	2 x4		0b1010	1 Host	1 Upstream Socket	1 Link	00090	1 x4				k 0,											
SSVD	30	4 x2	t 8 lanes), 4 x1	0b1 001	1 Host	1 Upstream Socket	1 Link	00000	1 x 2		Link 0, ane 1													
116 Option A	RSVD			001000	1 Host	1 Upstream Socket	1 Link	00000																
2.86 Option A 2.86 2.24.24.2 2.24.24	4C	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	060111	1 Host	1 Upstream Socket	1 Link	00000	1×16								Link 0, Lane 8			Link 0, Lane 11	Link 0, Lane 12	Link 0, L Lane 13 La	Link 0, Li Lane 14 La	Link 0, Lane 15
1416 1416 1414	40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	1 Upstream Socket	1 Link	00090	1×8•								Host	Host Disabled	Host Disabled [Host Disabled [Host Disabled Dis	Host I	Host
1415 143 144 DeD100 H H DESTREAM SOCIET L L L DESTREAM SOCIET L L L DESTREAM SOCIET L L L L DESTREAM SOCIET L L L DESTREAM SOCIET L L L L DESTREAM SOCIET L L L DESTREAM SOCIET L L L DESTREAM SOCIET L L	40	1 x16 Option B	2, 1 x1	000101	1 Host	1 Upstream Socket	1 Link	00090	1x16									Link 0, Lane 9		Link 0, Lane 11	Link 0, Lane 12	Link 0, L Lane 13 La	Link 0, Li Lane 14 La	Link 0, Lane 15
444,442,441 000011 1.Fost 1.Upstreem Societ 1.Unit 0 ₀₀₀₀ 1.84* Unit 0, Unit	40	1 x16 Option C	4 .2 x1	000100	1 Host		1 Link	00000	1×16									Link 0, Lane 9		Link 0, Lane 11	Link 0, Lane 12	Link 0, L	Link 0, U Lane 14 La	Link 0, Lane 15
RSVD RSVD Opo2000 Thosa 1 Upstream Society 1 Unix 00000 RSVD RSVD Opo2000 Thosa 1 Upstream Society 1 Unix 00000 RSVD RSVD Opo2000 Thosa 1 Upstream Society Turk Opo200 RSVD Opo2000 Thosa 1 Upstream Society Turk Opo200 Turk Op	40	4 ×4		050011	1 Host	1 Upstream Socket	1 Link	00090	1 x4*					st Host	t Host	Host d Disable	Host Disabled	Host Disabled	Host Disabled	Host Disabled	Host Disabled D	Host isabled Dis	Host I	Host sabled
RSVD RSVD 0bc0001 1 Host 1 Upstream Socket 1 Link 0bc000 RSVD RSVD 0bc000 1 Host 1 Upstream Socket 1 Link 0bc000	RSVD			000010	1 Host	1 Upstream Socket	1 Link	00000																
RSVD RSVD DD0000 1 Host 1 Upstream Socket 1 Link	RSVD			000001	1 Host	1 Upstream Socket	1 Link	00000																
	RSVD			000000	1 Host	1 Upstream Socket	1 Link	00000																Ī

Table 29: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)

Single	Host, Single Upsi	- 51	eam Links		1 x16, 1 x8, 1 x4, 1 x2, 1 2 x8, 2 x4, 2 x2, 2 x1																		
Min Ca Width	Min Card Card Short	Supported Bifurcation Modes	Add-in-Card Encoding	Host	Unstream Devices	Unctream links	BIF[2:0]#	Reculting Link	lane 0	l ane 1	lane 2	30 3	lane 4	ane 5	lane 6	lane 7	ane 8	lane 9	10 Jane 11	11 Jane 12	12 Jane 13	3 Jane 14	lane 15
n/a	Not Present	Card Not Present	0b1111	1 Host	1 Upstream Socket	1 or 2 Links	00000					+	H	+		۰	+		-	-	-		
, , , , , , , , , , , , , , , , , , ,	1 x8 Option A	_	051110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lane 7							
30	1x4	1 x4, 1 x2, 1 x1	051110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
30	1×2	1x2, 1x1	051110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x2	Link 0, Lane 0	Link 0, Lane 1													
30	1×1	1×1	051110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x1	Link 0, Lane 0														
20	1 x8 Option B	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	051101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Host Lane 7 Disable	st Host	st Host	Host Host Host Host Host Host Host Host	t Host	t Host	Host ed Disable	Host d Disabled
40	2 x8 Option B	2 x8 Option B 4 x4, 4 x2, 4 x1	051101	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lini Lane 7 Lan	Link 1, Link 1, Lane 0 Lane 1	Link 1, Link 1, Lane 1 Lane 2	k1, Link1, e2 Lane3	1, Link 1,	1, Link 1, 4 Lane 5	t, Link 1, 5 Lane 6	Link 1, Lane 7
30	1 x8 Option D	1x8, 1x4 2x4, 1x8 Option D 4x2 (First 8 lanes), 4x1	0b1100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lane 7							
4C		1 x16, 1 x8, 1 x4 2 x8, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	0b1100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lini Lane 7 Lan	Link 0, Linl Lane 8 Lan	Link 0, Link 0, Lane 9 Lane 10	c0, Link0,	0, Link 0, 11 Lane 12	0, Link 0, 12 Lane 13), Link 0, 13 Lane 14	Link 0,
RSVD	RSVD	RSVD	0b1011	1 Host	1 Upstream Socket	1 or 2 Links	00090																
30		2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
30	4 x2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	0b1 001	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×2	Link 0, Lane 0	Link 0, Lane 1													
RSVD	RSVD	RSVD for future x8 encoding	0b1000	1 Host	1 Upstream Socket	1 or 2 Links	00090																
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 A	050111	1 Host	1 Upstream Socket	1 or 2 Links	00090	1 x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 Li	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Link 0, Lane 7 Lane 8		Link 0, Link 0, Lane 9 Lane 10	c0, Link 0, 11	0, Link 0, 11 Lane 12	0, Link 0, 12 Lane 13), Link 0, 13 Lane 14	Link 0, Lane 15
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 Li	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Link 1, Lane 7 Lane 0	Link 1, Link 1, Lane 0 Lane 1	k1, Link1, e1 Lane2	k 1, Link 1, e 2 Lane 3	1, Link 1,	1, Link 1, 4 Lane 5	l, Link 1, 5 Lane 6	Link 1, Lane 7
4C	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	050101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Link 0, Lane 7 Lane 8		Link 0, Link 0, Lane 9 Lane 10	k 0, Link 0,	0, Link 0, 11 Lane 12	0, Link 0, 12 Lane 13), Link 0, 13 Lane 14	Link 0, 1 Lane 15
4C	1x16 Option C	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	000100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1 x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Linl Lane 7 Lan	Link 0, Linl Lane 8 Lan	Link 0, Link 0, Lane 9 Lane 10		0, Link 0, 11 Lane 12), Link 0, 13 Lane 14	Link 0,
4C	4 x4	4 x4, 4 x2, 4 x1	050011	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x4*	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3 Di	Host Dis	Host Fisabled Dis	Host Host Host Host Disabled		Link 2, Link 2, Lane 0 Lane 1	Link 2, Link 2, Lane 1 Lane 2	k 2, Link 2, e 2 Lane 3		t Host led Disable	Host Host Host Disabled	Host d Disabled
RSVD			000010	1 Host	1 Upstream Socket	1 or 2 Links	00090																
RSVD		RSVD	000001	1 Host	1 Upstream Socket	1 or 2 Links	00000																
RSVD	RSVD		000000	1 Host	1 Upstream Socket	1 or 2 Links	00090																



Table 30: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)

					1 x16, 1 x8, 1 x4, 1 x2, 1																		
Single H	ost, Single Up:	Single Host, Single Upstream Socket, One, Two or Four Upstream Links	Upstream Links		4 x4, 4 x2, 4 x1																		
		Supported Bifurcation Modes	Add-in-Card																				
Min Card Card SI	Min Card Card Short		Encoding	ton	Instrum Doubor	Increase links	BIF[2:0]#	Doculting link	Cont	Tour.	, 500	, our	Pour	J our I	ar Jour J	9 our Lour	0 001	0 00001	10001	120013	- 1 June 13	1000	Jane 15
n/a	Not Present	Card Not Present		1 Host		1. 2. or 4 Links	00000		raile	+				+	+	+	+	+	-	+	-	-	-
			001110 1	1 Host		1, 2, or 4 Links	OPOON	1x8	Link 0,	Link 0,	Link 0,	Link 0, Li	Н	-	Н	Link 0,							
3C	1 x8 Option A	\rightarrow					2000		Lane 0	Lane 1	Lane 2 L	Lane 3 La	Lane 4	Lane 5 La	Lane 6 Lan	Lane 7							
30	1 x4	1 x4, 1 x2, 1 x1	0011100 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×4	Link 0, Lane 0	Link 0, L	Link 0, L Lane 2 L	Link 0, Lane 3					_		_				
30	1×2	1 x2, 1 x1	001110 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	000000	1x2	Link 0, Lane 0	Link 0, Lane 1													
30	1x1	1x1	001110 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×1	Link 0, Lane 0														
30	1 x8 Option E	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	1001101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x8	Link 0, Lane 0	Link 0, L	Link 0, L	Link 0, Li Lane 3 Li	Link 0, Li	Link 0, Lin Lane 5 La	Link 0, Lini Lane 6 Lan	Link 0, Host Lane 7 Disable	st Host	t Host	Host Host Host Host Host Host Host Host	Host d Disable	Host d Disable	Host	Host Disabled
40	2 x8 Option E	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	1001101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2 x8	Link 0, Lane 0	Link 0, L Lane 1 L	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lin Lane 5 La	Link 0, Linl Lane 6 Lan	Link 0, Link 1, Lane 7 Lane 0	1, Link 1, 0 Lane 1	1, Link 1, 1 Lane 2	1, Link 1, 2 Lane 3	, Link 1,	Link 1,	Link 1, Lane 6	Link 1, Lane 7
		1 x8, 1 x4	0b1100 1	1 Host	1 Upstream Socket	1, 2, or 4 Links		1x8	Link 0,	Link 0,	Link 0, L	Link 0, Li	Link 0, Li	Link 0, Lin	Link 0, Lin	Link 0,							
30	1 x8 Option E	2 x4, 1 x8 Option D 4 x2 (First 8 lanes), 4 x1					00000		Lane 0	Lane 1	Lane 2 L	Lane 3 La	Lane 4 Li	Lane 5 La	Lane 6 Lane 7	c 2	_		_				
		1 x16, 1 x8, 1 x4 2 x8, 2 x4,	001100	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	1×16	Link 0, Lane 0	Link 0, L Lane 1 L	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lin Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	Link 0, Link 0, Lane 7 Lane 8	0, Link 0, 8 Lane 9	0, Link 0, 9 Lane 10	0, Link 0, 10 Lane 11	, Link 0, 1 Lane 12	. Link 0, 2 Lane 13	Link 0, Lane 14	Link 0, Lane 15
4	I XID Option	1 X10 Option D 4 X4, 4 X2 (First 6 lanes), 4 X1			Т													+					
KSVD	KSVD	2 x4, 2 x2, 2 x1	0b1010 1	1 Host	1 Upstream Socket	1, 2, or 4 Links 1, 2, or 4 Links	OPOOO	2 x4	Link 0,	-	-	-	-	-	-	Link 1,			_				
20	2 x4	1x4,1x2,1x1			╗				Lane 0	+	Lane 2 L	Lane 3	+	-	Lane 2 Lan	Lane 3							
2C	4 x2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	061001	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	2 x2	Link 0, Lane 0	Link 0, Lane 1		- 3	Link 1, Li	Link 1, Lane 1									
RSVD	RSVD	RSVD for future x8 encoding	0b1000 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000																
40	1 x16 Option A	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	000111 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×16	Link 0, Lane 0	Link 0, L	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lin Lane 5 La	Link 0, Linl Lane 6 Lan	Link 0, Link 0, Lane 7 Lane 8	0, Link 0,	0, Link 0, 9 Lane 10	0, Link 0, 10 Lane 11	, Link 0, 1 Lane 12	. Link 0, 2 Lane 13	Link 0, Lane 14	Link 0, Lane 15
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	2 x8	Link 0, Lane 0	Link 0, L	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lin Lane 5 La	Link 0, Link 0, Lane 6 Lane 7	Link 0, Link 1, Lane 7 Lane 0	1, Link 1, 0 Lane 1	1, Link 1, 1 Lane 2	1, Link 1, 2 Lane 3	, Link 1, 3 Lane 4	Link 1,	Link 1, Lane 6	Link 1, Lane 7
40	1 x16 Option	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 2 x8, 2 x4, 2 x2, 2 x1	000101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×16	Link 0, Lane 0	Link 0, L	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lin Lane 5 La	Link 0, Linl Lane 6 Lan	Link 0, Link 0, Lane 7 Lane 8	0, Link 0,	0, Link 0, 9 Lane 10	0, Link 0, 10 Lane 11	, Link 0, 1 Lane 12	. Link 0, 2 Lane 13	Link 0, Lane 14	Link 0, Lane 15
4C	1 x16 Option	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	0001000	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1×16	Link 0, Lane 0	Link 0, L	Link 0, L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link 0, Lin Lane 5 La	Link 0, Linl Lane 6 Lan	Link 0, Link 0, Lane 7 Lane 8	0, Link 0,	0, Link 0, 9 Lane 10	0, Link 0, 10 Lane 11	, Link 0, 1 Lane 12	Link 0, 2 Lane 13	Link 0, Lane 14	Link 0, Lane 15
- Q	4 x4	4 x4, 4 x2, 4 x1	000011 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	4 x4	Link 0, Lane 0	Link 0, L	Link 0, L	Link 0, Li	Link 1, Li Lane 0 Li	Link 1, Lin Lane 1 La	Link 1, Linl Lane 2 Lan	Link 1, Link 2, Lane 3 Lane 0	2, Link 2,	2, Link 2, 1 Lane 2	2, Link 2, 2 Lane 3	tink 3,	Link 3,	Link 3, Lane 2	Link 3, Lane 3
RSVD	RSVD	RSVD	050010 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000			Н	+		Н	۰		Н	H	+	+	H	+	+	
RSVD	RSVD	RSVD		1 Host		1, 2, or 4 Links	00000																
RSVD	RSVD	RSVD	000000 1	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000																

Table 31: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)



Table 32: Bifurcation for Single Host, Four Sockets and Four Upstream Links (BIF[2:0]#=0b010)

Single	Host, Four Upstre	Single Host, Four Upstream Sockets, Four Upstream Links	iks		4 x4, 4 x2, 4x1																		
Min Cau	Min Card Card Short	Supported Bifurcation Modes	Add-in-Card Encoding				BIF[2:0]#																
Width			PRSNTB(3:0)#	Host	Upstream Devices	Upstream Links		Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5 La	Lane 6 Lane 7	2 Lane 8	8 Lane 9	9 Lane 10	Lane 11	Lane 12	Lane 13	Lane 14	Lane 15
e/u	Not Present	Card Not Present	TITTON	1 HOST	4 Upstream sockets	4 LINKS	OTOGO			٠	+						+	+					
3C	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	0b1110	1 Host	4 Upstream Sockets	4 Links	00010	1 x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
3C	1 x4	1 x4, 1 x2, 1 x1	001110	1 Host	4 Upstream Sockets	4 Links	00010	1 x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
20	1 x2	1x2, 1x1	001110	1 Host	4 Upstream Sockets	4 Links	01000	1 x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1x1	1×1	051110	1 Host	4 Upstream Sockets	4 Links	00010	1x1 (Socket 0 only)	Link 0, Lane 0														
2C	1 x8 Option B	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	051101	1 Host	4 Upstream Sockets	4 Links	00010	2 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li Lane 3 La	Link 1, Li Lane 0 Lz	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3		t Host	: Host ed Disable	Host d Disabled	Host d Disabled	Host Host Host Host Host Host Host Host	Host Disabled	Host Disabled
- 4C	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	051101	1 Host	4 Upstream Sockets	4 Links	00010	4 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li Lane 3 La	Link 1, Li Lane 0 Lz	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3	:1, Link 2, = 3 Lane 0	2, Link 2, 0 Lane 1	2, Link 2, 1 Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, Lane 1	Link 3, Lane 2	Link 3, Lane 3
		1x8, 1x4 2x4,	001100	1 Host	4 Upstream Sockets	4 Links	00010	2 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li Lane 3 La	Link 1, Li Lane 0 La	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3	1,							
20	1 x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1																					
4C	1x16 Option D	1 X16, 1 X8, 1 X4 2 X8, 2 X4, 1 X16 Option D 4 X4, 4 X2 (First 8 lanes), 4 X1	0b1100	1 Host	4 Upstream Sockets	4 Links	00010	4 x 4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li Lane 3 La	Lane 0 La	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3	:1, Link 2,	2, Link 2, 0 Lane 1	2, Link 2, 1 Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, Lane 1	Link 3, Lane 2	Link 3, Lane 3
RSVD	RSVD	RSVD	051011	1 Host	4 Upstream Sockets	4 Links	00010																
×	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	1 Host	4 Upstream Sockets	4 Links	01090	2 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li Lane 3 La	Link 1, Li Lane 0 Lz	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3	1,							
		4 x2 (First 8 lanes), 4 x1	0b1001	1 Host	4 Upstream Sockets	4 Links	0.00	2×2	Link 0,	Link 0,				Link 1,									
2C	4 x2	2 x 2, 2 x 1 1 x 2, 1 x 1					00010		Lane 0	Lane 1		,	Lane U	Lane 1									
RSVD	RSVD	RSVD for future x8 encoding	001000	1 Host	4 Upstream Sockets	4 Links	00010																
40	1 x16 Option A	515	060111	1 Host	4 Upstream Sockets	4 Links	00010	1 x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
40	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	4 Upstream Sockets	4 Links	00010	2 x4 (Socket 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3				Link 2, Lane 0	2, Link 2, 0 Lane 1	2, Link 2, 1 Lane 2	Link 2, Lane 3				
40	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	1 Host	4 Upstream Sockets	4 Links	00010	2 x4 (Socket 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3				Link 2, Lane 0	2, Link 2, 0 Lane 1	2, Link 2, 1 Lane 2	Link 2, Lane 3				
4C	1 x16 Option C	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	000100	1 Host	4 Upstream Sockets	4 Links	00010	4 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li	Link 1, Li Lane 0 La	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3	1, Link 2,	2, Link 2, 0 Lane 1	2, Link 2, 1 Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, Lane 1	Link 3, Lane 2	Link 3, Lane 3
4C	4 x4	4 x4, 4 x2, 4 x1	050011	1 Host	4 Upstream Sockets	4 Links	00010	4 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li Lane 3 La	Link 1, Li Lane 0 La	Link 1, Lir Lane 1 La	Link 1, Link 1, Lane 2 Lane 3	: 1, Link 2, = 3 Lane 0	2, Link 2, 0 Lane 1	2, Link 2, 1 Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, Lane 1	Link 3, Lane 2	Link 3, Lane 3
RSVD	RSVD	RSVD	000010	1 Host	4 Upstream Sockets	4 Links	00010																
RSVD	RSVD	RSVD	000001	1 Host	4 Upstream Sockets	4 Links	00010																
RSVD	RSVD	RSVD	000000	1 Host	4 Upstream Sockets	4 Links	00010	,	ĺ							_	_						

Table 33: Bifurcation for Single Host, Four Sockets and Four Upstream Links – First 8 PCle Lanes (BIF[2:0]#=0b011)

	Resulting Link Lane 0 Lane 1 Lane 2 Lane 3 Lane 4 Lane 5 Lane 6 Lane 7 Lane 8 Lane 9 Lane 10		Link 0,	only) Lane 0	3x2 Link 0, Link 0, Socket 0 only) Lane 0 Lane 1	1x2 Link 0, Link 0, Karker 0 notivi Jane 1	Link 0, Lane 0	2x2 Link 0, Link 0, Link 1, Li	2 NZ Link 0, Link 0, Link 1, L	Link 0, Link 1, Link 2, Link 2,	Lane 0 Lane 1 Lane 0 Lane 1 Lane 0 Lane 1 Lane 0 Lane 1	Link 0, Link 1, Link 2, Link 2, Link 3,	Lane 0 Lane 1 Lane 0 Lane 1 Lane 0 Lane 1 Lane 1		Sx2 Link0, Link0, Link1, Link1	Link 0,	Lane 0 Lane 1 Lane 0 Lane 1 Lane 0 Lane 1		1x2 Link 0, Link 0, (Socket 0 only) Lane 1 Lane 1	2x2 LinkO, LinkO, Link1, Link1, Link1, (SorterOR2 and lane) lane) lane)	Linko, Linko,	Link 0, Link 0,		Society (Society Clink), Chiki, Chiki		
BIE72:01#		ks 0b011			ks 0b011	ks 0b011	ks 0b011	ks 0b011	ks 0b011		0b011		0b011	ks 0b011	ks 0b011	ks	00011	ks 0b011	ks 0b011	ks 0b011	ks 0b011	ks	00011	ks 0b011	ks 0b011	
	Upstream Links	ts 4 Links	ts 4 Links	+	ts 4 Links	ts 4 Links	ts 4 Links	ts 4 Links	ts 4 Links	ts 4 Links		ts 4 Links		ts 4 Links	ts 4 Links	ts 4Links		ts 4 Links	ts 4 Links	ts 4 Links	ts 4 Links	ts 4 Links		ts 4 Links	ts 4 Links	L
4 x2, 4x1	Upstream Devices	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	A Hostraam Sockats
	Host	1 Host	1 Host		1 Host	1 Host	1 Host	1 Host	1 Host	1 Host		1 Host		1 Host	1 Host	1 Host		1 Host	1 Host	1 Host	1 Host	1 Host		1 Host	1 Host	1 10000
Single Host, Four Upstream Sockets, Four Upstream Links - First 8 lanes Supported Bifurcation Modes Add-in-Card Min Card Card Short	Encoding PRSNTB[3:0]#	0b1111	0b1110		0b1110	0b1110	051110	051101	061101	0b1100		0b1100		0b1011	001010	001001		0b1000	0b0111	000110	000101	000100		050011	000010	00000



Table 34: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)

Sual Hos	st, Two Upstrea	Dual Host, Two Upstream Sockets, Two Upstream Links			2 x8, 2 x4, 2 x2, 2 x1							-	-		-	-	-	-		-		-	-
Min Card Width	Min Card Card Short Width Name	Supported Bifurcation Modes	Add-in-Card Encoding PRSNTBf3:01#	Host	Upstream Devices	Upstream Links	BIF[2:0]#	Resulting Link	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	Lane 7 Lar	Lane 8	Lane 9 Lan	Lane 10 Lane	Lane 11 Lane 12	12 Lane 13	13 Lane 14	4 Lane 15
	Not Present	Card Not Present	0b1111	2 Host	2 Upstream Sockets	2 Links	0b101	,				Н						-		-		-	-
20	1 x8 Option A	1 x8, 1 x4, 1 x2, 1 x1	051110	2 Host	2 Upstream Sockets	2 Links	0b101	1 x8 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lane 7							
20	1×4	1 x4, 1 x2, 1 x1	061110	2 Host	2 Upstream Sockets	2 Links	0b101	1 x4 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
20	1×2	1 x2, 1 x1	051110	2 Host	2 Upstream Sockets	2 Links	00101	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
20	1x1	1x1	0b1110	2 Host	2 Upstream Sockets	2 Links	0b101	1 x1 (Host 0 only)	Link 0, Lane 0														
20	1 x8 Option B	1 x8, 1 x4, 1 x2, 1 x1 1 x8 Option B 2 x4, 2 x2, 2 x1	0b1101	2 Host	2 Upstream Sockets	2 Links	00101	1 x8 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Ho Lane 7 Disa	Host Host	Host Host Host Host Host Host Host Host	Host Host sabled Disable	st Host	st Host	t Host ed Disable	Host ed Disable
4C	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	0b1101	2 Host	2 Upstream Sockets	2 Links	00101	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 Lz	Link 0, Lin Lane 6 Lar	Link 0, Lin Lane 7 Lar	Link 1, Lin Lane 0 Lar	Link 1, Lin Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	r1, Link1, e3 Lane4	:1, Link 1, e.4 Lane 5	1, Link 1, 5 Lane 6	, Link 1, 6 Lane 7
		1x8,1x4	0b1100	2 Host	2 Upstream Sockets	2 Links		1x8	Link 0,	Link 0,	Link 0,	Н				Link 0,							
2C	1 x8 Option D	1 x8 Option D 4 x2 (First 8 lanes), 4 x1					00101	(Host 0 only)	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6 Lar	Lane 7			_	_			
240	1 x16 Option D	1x16,1x8,1x4 2x8,2x4, 1x16 Option D 4x4,4x2 (First 8 lanes).4x1	0b1100	2 Host	2 Upstream Sockets	2 Links	10190	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, I	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lin Lane 7 Lar	Link 1, Lin Lane 0 Lar	Link 1, Lin Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	c1, Link1, e3 Lane4	:1, Link 1, e 4 Lane 5	1, Link 1, 5 Lane 6	, Link 1, 6 Lane 7
RSVD	RSVD	RSVD	0b1011	2 Host	2 Upstream Sockets	2 Links	0b101																
20	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	2 Host	2 Upstream Sockets	2 Links	0b101	1 x4 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
20	4 x2	4 x2 (First 8 lanes), 4 x1 2 x2, 2 x1 1 x2, 1 x1	001001	2 Host	2 Upstream Sockets	2 Links	0b101	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
9	RSVD	RSVD for future x8 encoding	0021000	2 Host	2 Upstream Sockets	2 Links	0b101				Ī												
4C	1 x16 Option A		060111	2 Host	2 Upstream Sockets	2 Links	0P101	1 x8 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2					Link 0, Lane 7							
4C	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	2 Host	2 Upstream Sockets	2 Links	10140	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lin Lane 7 Lar	Link 1, Lin Lane 0 Lar	Link 1, Lin Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	Link 1, Link 1, Lane 3 Lane 4	:1, Link 1, e 4 Lane 5	1, Link 1, 5 Lane 6	, Link 1, 6 Lane 7
4C	1 x16 Option B	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	000101	2 Host	2 Upstream Sockets	2 Links	10140	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L Lane 4 L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar	Link 0, Lin Lane 7 Lar	Link 1, Lin Lane 0 Lar	Link 1, Lin Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	(1, Link 1, e3 Lane 4	:1, Link 1, e 4 Lane 5	1, Link 1, 5 Lane 6	, Link 1, 6 Lane 7
4C	1 x16 Option C	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 1 x16 Option C 4 x4, 4 x2, 4 x1	000100	2 Host	2 Upstream Sockets	2 Links	0b101	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, 1 Lane 3 L	Link 0, L	Link 0, Li Lane 5 La	Link 0, Lin Lane 6 Lar		Link 1, Lin Lane 0 Lar	Link 1, Lin Lane 1 Lan	Link 1, Link 1, Lane 2 Lane 3	c1, Link1, e3 Lane4	1, Link 1, e 4 Lane 5	1, Link 1, 5 Lane 6	, Link 1, 6 Lane 7
	4 x4	4 x4, 4 x2, 4 x1	060011	2 Host	2 Upstream Sockets	2 Links	0b101	2 x4 (EP 0 and 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3				Lir	Link 1, Lin Lane 0 Lar	Link 1, Lin Lane 1 Lan	Link 1, Linl Lane 2 Lan	Link 1, Lane 3			
	RSVD		000000	2 Host	2 Upstream Sockets	2 Links	0b101																
- 1	RSVD	RSVD	000001	2 Host	2 Upstream Sockets	2 Links	0b101									-							
RSVD	RSVD		00000	2 Host	O netroam Corkete	2000															_		

Table 35: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)

			Lane 15								Host	Disabled Disabled	Link 3,	Lane 3				_	Lane 3												Link 3,	Lane 3	-			
			Lane 14								Host	Disable		Lane 2					Lane 2												Link 3,	Lane 2	Link 3,	Lane 2		
			Lane 13								Host	Disabled	Link 3,	Lane 1				Link 3,	Lane 1												Link 3,	Lane 1	Link 3,	Lane 1		
			Lane 12								Host	Disabled	Link 3,	Lane 0				Link 3,	Lane 0												Link 3,	Lane 0	Link 3,	Lane 0		
			Tane 11								Host	Disabled	Link 2,	Lane 3				Link 2,	Lane 3									Link 2,	Lane 3	Link 2, Lane 3	Link 2,	Lane 3	Link 2,	Lane 3		
			Lane 10								Host	Disabled	Link 2,	Lane 2				Link 2,	Lane 2									Link 2,	Lane 2	Link 2, Lane 2	Link 2,	Lane 2	Link 2,	Lane 2		
			Lane 9								Host	Disabled	Link 2,	Lane 1				Link 2,	Lane 1									Link 2,	Lane 1	Link 2, Lane 1	Link 2,	Lane 1	Link 2,	Lane 1		
			rane 8								Host	Disabled Disabled Disabled Disabled Disabled	Link 2,	Lane 0				Link 2,	Lane 0									Link 2,	Lane 0	Link 2, Lane 0	Link 2,	Lane 0	Link 2,	Lane 0		
			rane /								Link 1,			Lane 3	Link 1,	Lane 3		Link 1,	Lane 3			Link 1,	Lane 3								Link 1,	Lane 3	Link 1,	Lane 3		
			rane 6								Link 1,	Lane 2	Link 1,	Lane 2	Link 1,	Lane 2		Link 1,	Lane 2			Link 1,	Lane 2								Link 1,	Lane 2	Link 1,	Lane 2		
			rane 5					Ī			Link 1,	Lane 1	Link 1,	Lane 1	Link 1,	Lane 1		Link 1,	Lane 1			Link 1,	Lane 1	Link 1,	Lane 1						Link 1,	Lane 1	Link 1,	Lane 1		
			Tane 4					Ī			Link 1,	Lane 0	Link 1,	Lane 0	Link 1,	Lane 0		Link 1,	Lane 0			Link 1,	Lane 0	Link 1,	Lane 0						Link 1,	Lane 0	Link 1,	Lane 0		
			rane 3		Link 0,	Lane 3	Link 0,	Calle			Link 0,	Lane 3	Link 0,	Lane 3	Link 0,	Lane 3		Link 0,	Lane 3			Link 0,	Lane 3				Link 0,	Link 0,	Lane 3	Link 0, Lane 3	Link 0,	Lane 3	Link 0,	Lane 3		
			rane 2		Link 0,	Lane 2	Link 0,	7 aug			Link 0,	Lane 2	Link 0,	Lane 2	Link 0,	Lane 2		Link 0,	Lane 2			Link 0,	Lane 2				Link 0,	Link 0,	Lane 2	Link 0, Lane 2	Link 0,	Lane 2	Link 0,	Lane 2		
			lane 1		Link 0,	Lane 1	Link 0,	Talle	Link 0, Lane 1		Link 0,	Lane 1	Link 0,	Lane 1	Link 0,	Lane 1		Link 0,	Lane 1			Link 0,	Lane 1	Link 0,	Lane 1		Link 0,	Link 0,	Lane 1	Link 0, Lane 1	Link 0,	Lane 1	Link 0,	Lane 1		
			rane 0		Link 0,	Lane 0	Link 0,	ופוובח	Link 0, Lane 0	Link 0, Lane 0	Link 0,	Lane 0	Link 0,	Lane 0	Link 0,	Lane 0		Link 0,	Lane 0			Link 0,	Lane 0	Link 0,	Lane 0		Link 0,	Link 0,	Lane 0	Link 0, Lane 0	Link 0,	Lane 0	Link 0,	Lane 0		
			Resulting Link		1×4	(Host 0 only)	1×4	(AUDO D ISOLI)	1 x2 (Host 0 only)	1 x1 (Host 0 only)	2 x4		4 x4		2 x4			4 x4				2 x4		2 x2			1 x4 (Host 0 only)	2 x4	(Host 0 & 2 only)	2 x4 (Host 0 & 2 only)	4 x 4		4 x4			
		BIF[2:0]#		00110	0b110		0b110	1	00110	06110	01110	01100	01110	01100		00110			0b110		0b110	0b110			0b110	0b110	0b110	0h110	01100	06110	T	0b110	01110	OTTON	00110	01140
			Upstream Links	4 Links	4 Links		4 Links		4 Links	4 Links	4 Links		4 Links		4 Links			4 Links			4 Links	4 Links		4 Links		4 Links	4 Links	4 Links		4 Links	4 Links		4 Links		4 Links	Alimba
4 x4, 4 x2, 4 x1				4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets			4 Upstream Sockets			4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets	A Hostraam Corkate
			Host	4 Host	4 Host		4 Host		4 Host	4 Host	4 Host		4 Host		4 Host			4 Host			4 Host	4 Host		4 Host		4 Host	4 Host	4 Host		4 Host	4 Host		4 Host		4 Host	A Hoes
	Add-in-Card	Encoding	PRSNTB[3:0]#	1111100	0b1110		0b1110		051110	051110	0b1101		0b1101		0b1100			0b1100			051011	0b1010		0b1001		0b1000	060111	000110		000101	000100		060011		000010	00000
Quad Host, Four Upstream Sockets, Four Upstream Links	Supported Bifurcation Modes			Card Not Present	1 x8, 1 x4, 1 x2, 1 x1	_	1 x4, 1 x2, 1 x1		1x2, 1x1	1x1	1x8, 1x4, 1x2, 1x1	1 x8 Option B 2 x4, 2 x2, 2 x1	2 x8, 2 x4, 2 x2, 2 x1	2 x8 Option B 4 x4, 4 x2, 4 x1	1 x8, 1 x4	2 x4,	1 x8 Option D 4 x2 (First 8 lanes), 4 x1	1 x16, 1 x8, 1 x4	2 x8, 2 x4,	x2 (First 8 lanes), 4 x1				t 8 lanes), 4 x1	2 x2, 2 x1 1 x2, 1 x1	RSVD for future x8 encoding	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	2 x8, 2 x4, 2 x2, 2 x1	-	1 x16 Option B 2 x8 2 x4 2 x2 2 x1	1 x16, 1 x8, 1 x4	2 x8, 2 x4, 2 x2, 2 x1 1 x16 Ontion C 4 x4, 4 x2, 4 x1	4 x4, 4 x2, 4 x1			DOWN
ost, Four Upstre		Min Card Card Short	Width Name	Not Present		1 x8 Option A	,	**	1×2	1x1		1 x8 Option E		2 x8 Option E			1 x8 Option L			1 x16 Option	RSVD		2 x4		4 x2	RSVD	1 x16 Ontion A		2 x8 Option A	1 x16 Option		1 x16 Ontion				DOVID
be		Min Car	Width	n/a		3C		7	20) 30		2C		4C			2C			40	SVD		SC		30	RSVD	24		4C	4C		40		40	RSVD	DCVVD



Table 36: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b111)

		Lane 15						Host	Host	0000																
		Lane 14 Lar						Host Host	Host H	מום מופים																
		13 Lan.						0	Host Host Host Host Host Host Host Host	חבת חופם																
		12 Lane 13		_				t Host	t Host	no no no															H	
		.1 Lane 12		_				. Host	Host	OBSIO DO															-	
		0 Lane 11						Host Pd Disable	Host	OBSIO D																
		Lane 10						Host d Disable	Host	n n n																
		Lane 9						Host d Disable	Host	00000																
		Lane 8						Host	Host	DISSOIL I																
		Lane 7						Host	Host	Link 3.			Lane 1			Link 3,	Lane 1									
		Lane 6						Host	Host	Link 3.	Lane 0	Link 3,	Lane 0			Link 3,	Lane 0									
		Lane 5						Link 2, Lane 1	Link 2,	Link 2.	Lane 1	Link 2,	Lane 1			Link 2,	Lane 1					Link 2,	Lane 1	Link 2, Lane 1		
		Lane 4						Link 2, Lane 0		Link 2.	Lane 0	Link 2,	Lane 0			Link 2,	Lane 0					Link 2,	rane o	Link 2, Lane 0		
		Lane 3						Host	Host	Link 1.	Lane 1	Link 1,	Lane 1		Link 1, Lane 1	Link 1,	Lane 1									
		Lane 2						Host Host Disabled Disabled	Host Host	Link 1.	Lane 0	Link 1,	Lane 0		Link 1, Lane 0	Link 1,	Lane 0									
		Lane 1		Link 0, Lane 1	Link 0, Lane 1	Link 0, Lane 1		Link 0, Lane 1			Lane 1	Link 0,	Lane 1		Link 0, Lane 1	Link 0,	Lane 1		Link 0, Lane 1	Link 0, Lane 1	Link 0, Lane 1	Link 0,	rane 1	Link 0, Lane 1		
		Lane 0	Ī	Link 0, Lane 0	Link 0,	Link 0.	Lane 0	Link 0,	Lane 0		Link 0, Lane 0	Link 0,	Lane 0		Link 0, Lane 0	Link 0, Lane 0	Link 0, Lane 0	Link 0,	rane n	Link 0, Lane 0						
		Resulting Link		1x2 (Host 0 only)	1x2 (Host 0 only)	1x2 (Host 0 only)	1x1 (Host 0 only)	2 x2 (Host 0 & 2 only)	2 x2 (Hoet 0.2.2 only)	4 x2		4 x 2			2 x2 (Host 0 & 1 only)	4 x2			1 x2 (Host 0 only)	1x2 (Host 0 only)	1x2 (Host 0 only)	2×2	(HOST U & 2 ONIY)	2 x2 (Host 0 & 2 only)		
	BIF[2:0]#		0b111	0b111	06111	06111	06111	001111	06111		00111		11100	0b111	06111		06111	0b111	06111	06111	001111		11100	06111	00111	0b111
		Upstream Links	4 x2 Links	4 x2 Links	4 x2 Links	4 x2 Links	4 x2 Links	4 x2 Links	4 x2 Links	4 x2 Links		4 x2 Links		4 x2 Links	4 x2 Links	4 x2 Links		4 x2 Links	4 x2 Links	4 x2 Links	4 x2 Links	4 x2 Links		4 x2 Links	4 x2 Links	4 x2 Links
4 x2, 4 x1		Upstream Devices	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets		4 Upstream Sockets	4 Upstream Sockets	4 Upstream Sockets
		Host			4 Host	4 Host	4 Host	4 Host	4 Host	4 Host		4 Host		4 Host		4 Host		4 Host	4 Host	4 Host	4 Host	4 Host		4 Host	4 Host	4 Host
s, First 8 PCIe lanes	Add-in-Card Encoding	[3:0]#		0b1110	0b1110	0b1110	0b1110	0b1101	0b1101	001100		001100		051011	001010	0b1 001			060111	000110	000101	001000		050011		000001
- *1	Supported Bifurcation Modes		Card Not Present	1x8, 1x4, 1x2, 1x1	1 x4, 1 x2, 1 x1	1x2, 1x1	1×1	1x8, 1 x4, 1x2, 1x1 2x4, 2x2, 2x1	2 x8, 2 x4, 2 x2, 2 x1	1 x8. 1 x4	2 x4, 1 x8 Option D 4 x2 (First 8 lanes), 4 x1	1x16, 1x8, 1x4	1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1	RSVD	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	4 x2 (First 8 lanes), 4 x1	2x2, 2x1 1x2, 1x1	RSVD for future x8 encoding	1 x16, 1 x8, 1 x4, 1 x2, 1 x1	2 x8, 2 x4, 2 x2, 2 x1	1 x16, 1 x8, 1 x4, 1 x2, 1 x1 1 x16 Option B 2 x8, 2 x4, 2 x2, 2 x1	1x16, 1x8, 1x4	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	4 x4, 4 x2, 4 x1		
st, Four Upstrea	Min Card Card Short	Width Name	Not Present	1 x8 Option A	1 x4	1×2	1x1	1 x8 Option B 2 x4. 2 x2. 2 x1	2 x8, 2 x4, 2 x2, 2 x3, 2 x4,	Z ve option b	1 x8 Option D		1 x16 Option D	RSVD	2 x4		4 x2	RSVD	1 x16 Option A	2 x8 Option A	1 x16 Option B		1 x16 Option C 4 x4, 4 x2, 4 x1	4 ×4		
윈	ard	£	n/a							П				RSVD			3C								RSVD	1

3.9 Power Capacity and Power Delivery

There are four permissible power states: NIC Power Off, ID Mode, Aux Power Mode (S5), and Main Power Mode (S0). The transition of these states is shown in Figure 73. The max available power envelopes for each of these states are defined in Table 37.




Figure 73: Baseboard Power States

Table 37: Power States

Power State	PWRDIS	PERSTn	FRU	Scan Chain	RBT Link	3.3V	12V
NIC Power Off	Low	Low					
ID Mode	High	Low	Х	Х		Х	Х
Aux Power Mode (S5)	Low	Low	Х	Х	Х	Х	Х
Main Power Mode (S0)	Low	High	Х	Х	Х	Х	Х

3.9.1 NIC Power Off

In NIC power off mode, all power delivery has been turned off or disconnected from the baseboard. Transition to this state can be from any other state.

3.9.2 ID Mode

In the ID Mode, only 3.3V Aux is available for powering up management only functions. FRU accesses are only allowed in this mode. An add-in card shall transition to this mode when PWRDIS=1 and PERST#=0.

3.9.3 Aux Power Mode (S5)

In Aux Power Mode provides both 3.3V Aux as well as 12V Aux is available. 12V Aux may be used to deliver power to the add-in card, but only up to the Aux budget of 35W. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=0.



3.9.4 Main Power Mode (S0)

Capacitive Load

In Main Power Mode provides both 3.3V and 12V (Main) across the OCP connector. The add-in card operates in full capacity. Up to 80W may be delivered on 12V, and 3.63W on the 3.3V pins. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=1.

3.10 Power Supply Rail Requirements and Slot Power Envelopes

The baseboard provides 3.3Vaux and 12Vaux/main to both the Primary and Secondary connectors. The rail requirements are leveraged from the PCIe CEM 4.0 specification. For OCP NIC 3.0 cards, the requirements are as follows:

Power Rail	15W Slot Small Card Hot Aisle	25W Slot Small Card Hot Aisle	35W Slot Small Card Hot Aisle	80W Slot Small Card Cold Aisle	150W Large Card Cold Aisle
3.3V					
Voltage Tolerance	±9% (max)	±9% (max)	±9% (max)	±9% (max)	±9% (max)
Supply Current					
ID Mode	375mA (max)	375mA (max)	375mA (max)	375mA (max)	375mA (max)
Aux Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Main Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Capacitive Load	150μF (max)	150μF (max)	150μF (max)	150μF (max)	300μF (max)
12V					
Voltage Tolerance	±8% (max)	±8% (max)	±8% (max)	±8% (max)	±8% (max)
Supply Current					
ID Mode	100mA (max)	100mA (max)	100mA (max)	100mA (max)	100mA (max)
Aux Mode	0.7A (max)	1.1A (max)	1.5A (max)	3.3A (max)	6.3A (max)
Main Mode	1.25A (max)	2.1A (max)	2.9A (max)	6.6A (max)	12.5A (max)

Table 38: Baseboard Power Supply Rail Requirements – Slot Power Envelopes

Note: While cards may draw up to the published power ratings, the baseboard vendor shall evaluate its cooling capacity for each slot power envelope.

1000μF (max)

1000uF (max)

2000uF (max)

500μF (max)

3.11 Hot Swap Considerations for 12V and 3.3V Rails

500μF (max)

For baseboards that support system hot (powered on) add-in card insertions and extractions, the system implementer shall consider the use of hotswap controllers on both the 12Vmain/aux and 3.3Vaux pins to prevent damage to the baseboard or the add-in card. Hotswap controllers help with in-rush current limiting while also providing overcurrent protection, undervoltage and overvoltage protection capabilities.

The hotswap controller may gate the 12Vmain/aux and 3.3Vmain/aux based on the PRSNTB[3:0]# value. Per Section 3.6.3, a card is present in the system when the encoded value is not 0b1111. The PRSNTB[3:0]# may be AND'ed together and connected to the hotswap controller to accomplish this result. Per the OCP NIC 3.0 mechanical definition (Section XXX), the present pins are short pins and engage only when the card is positively seated.

Baseboards that do not support hot insertion, or hot extractions may opt to not implement these features.

3.12 Power Sequence Timing Requirements

The following figure shows the power sequence of PRSNTB[3:0]#, 3.3Vaux, 12Vaux/12Vmain relative to PWRDIS, BIF[2:0]#, PERSTn*, the add-in card power ramp and NIC_PWR_GOOD.




Figure 74: Power Sequencing

Table 39: Power Sequencing Parameters

Parameter	Value	Units	Description
T _{ss}	20	ms	Max time between system 3.3Vaux and 12Vaux/main ramp to power stable.
T _{PL}	<mark><?</mark></mark>	ms	Max time between the NIC payload power ramp to NIC_PWR_GOOD assertion
T _{NPG}	<mark><?</mark></mark>	ms	Max time between NIC power stable and NIC_PWR_GOOD assertion.
T _{PVPERL}	>100	ms	Max time between PWRDIS deassertion and PERST# deassertion. This value is from the PCIe CEM Specification, Rev 4.0.



4 Management

OCP NIC 3.0 card management is an important aspect to overall system management. This section specifies a common set of management requirements for OCP NIC 3.0 implementations. There are three types of implementations (No Management Type, RBT Type, and MCTP Type) depending on the physical sideband management interfaces, transports, and traffic supported over different transports. An OCP NIC 3.0 implementation shall support at least one type of implementation for card management. A No Management implementation should not be used for an Ethernet add-in card.

4.1 Sideband Management Interface and Transport

OCP NIC 3.0 sideband management interfaces are used by a Management Controller (MC) or Baseboard Management Controller (BMC) to communicate with the NIC. Table 40 summarizes the sideband management interface and transport requirements.

Requirement	RBT Type	MCTP Type
NC-SI 1.1 or later compliant RMII Based Transport (RBT)	Required	
including physical interface defined in Section 10 of DSP0222		
SMBus 2.0 compliant physical sideband interface		Required
Management Component Transport Protocol (MCTP) Base 1.3		Required
(DSP0236 1.3 compliant) on MCTP/SMBus Binding (DSP0237 1.1		
compliant)		
PCIe VDM compliant physical sideband interface	Optional	Optional
Management Component Transport Protocol (MCTP) Base 1.3	Optional	Optional
(DSP0236 1.3 compliant) on MCTP/PCIe VDM Binding (DSP0238		
1.0 compliant)		

Table 40: Sideband Management Interface and Transport Requirements

4.2 NC-SI Traffic

DSP0222 defines two types of NC-SI traffic: Pass-Through and Control. Table 41 summarizes the NC-SI traffic requirements.

Requirement	RBT Type	MCTP Type
NC-SI Control over RBT (DSP0222 1.1 or later compliant)	Required	
NC-SI Control over MCTP (DSP0261 1.2 compliant)		Required
NC-SI Pass-Through over RBT (DSP0222 1.1 compliant)	Required	
NC-SI Pass-Through over MCTP (DSP0261 1.2 compliant)		Recommended

Table 41: NC-SI Traffic Requirements

Note: A Management Controller (MC) implementation is allowed to use the RBT interface on an RBT Type card for NC-SI Control traffic without enabling NC-SI pass-through.

4.3 Management Controller (MC) MAC Address Provisioning

An OCP NIC 3.0 compliant card that supports NC-SI pass-through shall provision one or more MAC addresses for Out-Of-Band (OOB) management traffic. The number of MC MAC addresses provisioned is implementation dependent. These MAC addresses are not exposed to the host(s) as available MAC addresses. The MC is not required to use these provisioned MAC addresses. Table 42 summarizes MC MAC address provisioning requirements.

RequirementRBT TypeMCTP TypeOne or more MAC Addresses shall be provisioned for the MCRequiredSupport at least one of the following mechanism for provisioned
MC MAC Address retrieval:Required• NC-SI Control/RBT (DSP0222 1.1 or later compliant)NC-SI Control/MCTP (DSP0261 1.2 compliant)

Table 42: MC MAC Address Provisioning Requirements

4.4 Temperature Reporting

An OCP NIC 3.0 implementation can have several silicon components including one or more ASICs implementing NIC functions and one or more transceiver modules providing physical network media connectivity. For the system management, it is important that temperatures of these components can be retrieved over sideband interfaces.

The temperature reporting interface is required for all OCP NIC 3.0 compliant cards with a TDP > 10W. The temperature reporting interface shall be accessible in Aux Power Mode (S5), and Main Power Mode (S0). Table 43 summarizes temperature reporting requirements. These requirements improve the system thermal management and allow the baseboard management device to access key component temperatures on an OCP NIC 3.0 card.

Requirement	RBT Type	MCTP Type
ASIC Temperature Reporting	Recommended	Recommended
Transceiver Modules Temperature Reporting	Recommended	Recommended
 Support the following mechanism for temperature reporting: PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant) 	Recommended	Recommended
When the temperature sensor reporting function is implemented, the temperature reporting accuracy on the card shall be within ±3°C	Recommended	Recommended

Table 43: Temperature Reporting Requirements

4.5 Power Consumption Reporting

An OCP NIC 3.0 implementation may be able to report the power consumed by ASICs implementing NIC functions. It is important for the system management that the information about the power consumption can be retrieved over sideband interfaces. Table 44 summarizes power consumption reporting requirements.

Requirement	RBT Type	MCTP Type
ASIC Power Consumption Reporting	Optional	Optional
Support the following mechanism for power consumption	Optional	Optional
reporting:		

Table 44: Power Consumption Reporting Requirements



•	PLDM for Platform Monitoring and Control (DSP0248 1.1	
	compliant)	

4.6 Pluggable Module Status Reporting

Pluggable modules like an optical module or a direct attached copper cable is used to connect an OCP NIC to a physical medium. It is important to know the presence of pluggable modules and information about insertion/deletion of pluggable modules. Table 45 summarizes pluggable module status reporting requirements.

Table 45: Pluggable Module Status Reporting Requirements

Requirement	RBT Type	MCTP Type
Pluggable Module Presence Reporting	Recommended	Recommended
Support the following mechanism for reporting the pluggable module presence status: PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)	Recommended	Recommended
Pluggable Module Insertions/Deletions Reporting	Recommended	Recommended
Support the following mechanism for reporting the pluggable module insertions/deletions: PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)	Recommended	Recommended

4.7 Firmware Inventory and Update

An OCP implementation can have different types of firmware components for data path, control path, and management path operations. It is desirable that OCP NIC 3.0 implementations support an OS-independent Out-Of-Band mechanism for the firmware update. Table 46 summarizes out-of-band firmware update requirements.

Table 46: Out-Of-Band Firmware Update Requirements

Requirement	RBT Type	MCTP Type
Support PLDM for Firmware Update (DSP0267 1.0 compliant)	Required	Required

4.7.1 Secure Firmware

The OCP NIC 3.0 add-in card shall support secure firmware. When the secured firmware feature is enabled, the OCP NIC 3.0 add-in card shall allow only update and execute signed firmware.

4.7.2 Firmware Inventory

The OCP NIC 3.0 add-in card shall allow queries to obtain the firmware version, device model, and device ID via in-band and out-of-band interfaces without impacting NIC function and performance of said paths.

4.7.3 Firmware Inventory and Update in Multi-Host Environments

A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle concurrent in-band queries from multiple hosts and out-of-band access from the BMC the management status and firmware, device model, and device ID information.

A multi-host capable OCP NIC 3.0 add-in card shall only permit one entity to perform write accesses to NIC firmware at a time, without creating contention.

A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle exceptions when more than one entity attempts to perform concurrent NIC firmware writes.

4.8 NC-SI Package Addressing and Hardware Arbitration Requirements

NC-SI over RBT is implemented via RMII pins between the MC and the OCP NIC 3.0 card. Protocol and implementation details of NC-SI over RBT can be found in the DMTF DSP0222 standard.

4.8.1 NC-SI over RBT Package Addressing

NC-SI over RBT capable OCP NIC 3.0 cards shall use a unique Package ID per ASIC when multiple ASICs share the single NC-SI physical interconnect to ensure there are no addressing conflicts.

Baseboards use the Slot_ID pin on the Primary Connector for this identification. The Slot_ID value may be directly connected to GND (Slot ID = 0), or pulled up to 3.3Vaux (Slot ID = 1).

Package ID[2:0] is a 3-bit field and is encoded in the NC-SI Channel ID as bits [7:5]. Package ID[2] defaults to 0b0 in the NC-SI specification, but is optionally configurable if the target silicon supports configuring this bit. Package ID[1] is directly connected to the SLOT_ID pin. Package ID[0] is set to 0b0 for Network Controller ASIC #0. For an OCP NIC 3.0 add-in card with two discrete silicon instances, Package ID[0] shall be set to 0b1 for Network Controller ASIC #1. Refer to the specific endpoint device datasheet for details on the Package ID configuration options.

Up to four silicon devices are supported on the bus if only Package ID[1:0] is configurable (e.g. Package ID[2] is statically set to 0b0). Up to eight silicon devices are supported on the NC-SI bus if Package ID[2:0] are all configurable. Refer to the DMTF DSP0222 standard for more information on package addressing and Package ID.

4.8.2 Arbitration Ring Connections

For baseboards that implement two or more Primary Connectors, the NC-SI over RBT arbitration ring may be connected to each other. The arbitration ring shall support operation with a one card, or both cards installed.



Figure 63 shows an example connection with dual Primary Connectors.

4.9 SMBus 2.0 Addressing Requirements

The SMBus provides a low speed management bus for the OCP NIC 3.0 card. The FRU EEPROM and on-board temperature sensors are connected on this bus. Additionally, network controllers may utilize the SMBus interface for MCTP communications. Proper power domain isolation shall be implemented on the NIC.

4.9.1 SMBus Address Map

All predefined SMBus addresses for OCP NIC 3.0 are shown in Table 47. Baseboard and add-in card designers must ensure additional devices do not conflict. The addresses shown are in 8-bit format and represent the read/write address pair.

Address (8-bit)	Device	Notes
0xTBD	Network	Value dependent on NIC vendors.
	Controller IC	
0xA0 / 0xA1 - SLOT0	EEPROM	On-board FRU EEPROM.
0xA2 / 0xA3 - SLOT1		
		Mandatory. Powered from Aux power domain.
		The EEPROM ADDR0 pin shall be connected to the SLOT_ID
		pin on the add-in card gold finger to allow two NIC add-in
		cards to exist on the same I ² C bus.

Table 47: SMBus Address Map

4.10 FRU EEPROM

4.10.1 FRU EEPROM Address, Size and Availability

The FRU EEPROM provided for the baseboard to determine the card type and is directly connected to the SMBus on the card edge. Only one EEPROM is required for a single physical add-in card regardless of the PCIe width or number of physical card edge connectors it occupies. The FRU EEPROM shall be connected to the Primary connector SMBus.

The EEPROM is addressable at 0xA2/0xA3 for the write/read pair in 8-bit format. The size of EEPROM shall be at least 4Kbits for the base EEPROM map. Add-in card suppliers may use a larger size EEPROM if needed to store vendor specific information.

The FRU EEPROM is readable in all three power states (ID mode, AUX(S5) mode, and MAIN(S0) mode.

4.10.2 FRU EEPROM Content Requirements

The FRU EEPROM shall follow the data format specified in the IPMI Platform Management FRU Information Storage Definition v1.2. Use OEM record 0xC0, offset 0x01 through 0x05 to store specific records for the OCP NIC.

Offset 0	Description	
	Manufacturer ID, LS Byte first (3 bytes total)	

Table 49: FRU EEPROM Record – OEM Record 0xC0, Offset 0x01

Offset 1	Primary Connector PRSNTB [3:0]#
0b1110 (0x0E)	Follows Pinout; to be filled after the pinout table is fixed
0b1101 (0x0D)	
0b1100 (0x0C)	
0b1010 (0x0A)	
0b0111 (0x07)	
0b0110 (0x06)	
0b0101 (0x05)	
0b0100 (0x04)	
0b0011 (0x03)	
0b1011 (0x0B)	Not a valid reading – Wrong EEPROM programming
0b1111 (0x0F)	Not a valid reading – Wrong EEPROM programming
All others	RFU
No FRU device detected	No NIC connected / bad connection

Table 50: FRU EEPROM Record – OEM Record 0xC0, Offset 0x02

Offset 2	Secondary Connector PRSNTB [3:0]#
0b1110 (0x0E)	Follows Pinout; to be filled after the pinout table is fixed
0b1101 (0x0D)	
0b1100 (0x0C)	
0b1010 (0x0A)	
0b0111 (0x07)	
0b0110 (0x06)	
0b0101 (0x05)	
0b0100 (0x04)	
0b0011 (0x03)	
0b1011 (0x0B)	Not a valid reading – Wrong EEPROM programming
0b1111 (0x0F)	Not a valid reading – Wrong EEPROM programming
All others	RFU
No FRU device detected	No NIC connected / bad connection

Table 51: FRU EEPROM Record – OEM Record 0xC0, Offset 0x03

Offset 3	Card max power in Aux(S5)
0x01 - 0xFE	Hex format in Watts when NIC is in AUX(S5) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.
0xFF	Invalid entry



0x00	Invalid entry
------	---------------

Table 52: FRU EEPROM Record – OEM Record 0xC0, Offset 0x04

Offset 4	Card max power in Main(S0)
0x01 - 0xFE	Hex format in Watts when NIC is in Main (S0) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.
0xFF	Invalid entry
0x00	Invalid entry

5 Data Network Requirements

5.1 Network Boot

OCP NIC 3.0 shall support network booting in uEFI system environment with both IPv4 and IPv6 network booting.

For UEFI booting, below features are required (tentative list; collecting feedback)

- EFI_DRIVER_BINDING_PROTOCOL (for starting and stopping the driver)
- EFI_DEVICE_PATH_PROTOCOL (provides location of the device)
- EFI_MANAGED_NETWORK_SERVICE_BINDING_PROTOCOL (asynchronous network packet I/O services)
- EFI_DRIVER_DIAGNOSTICS2_PROTOCOL & EFI_DRIVER_DIAGNOSTICS_PROTOCOL (driver will allow the UEFI shell command *drvdiag* to perform a cursory check of the connections managed by the driver)
- Human Interface Infrastructure (HII) protocols
- EFI DRIVER HEALTH PROTOCOL
- EFI FIRMWARE UPDATE PROTOCOL

6 Routing Guidelines and Signal Integrity Considerations

6.1 NC-SI Over RBT

For the purposes of this specification, the min and max electrical trace length of the NC-SI signals shall be between 2 inches and 4 inches. The traces shall be implemented as 50 Ohm impedance controlled nets.

6.2 PCle

This section is a placeholder for the PCIe routing guidelines and SI considerations.

Add-in card suppliers shall follow the PCIe routing specifications. At this time, the OCP NIC subgroup is working to identify and agree to the channel budget for an add-in card and leave sufficient margin for the baseboard. Refer to the PCIe CEM and PCIe Base specifications for end-to-end channel signal integrity considerations.



7 Thermal and Environmental

7.1 Environmental Requirements

Specifics are not included to permit adoption of OCP 3.0 NIC in systems with varying thermal requirements and boundary conditions. The system adopting OCP NIC should define air flow direction, local approach air temperature and speed to the NIC, operational altitude and relative humidity.

For example, a system configured with I/O facing the cold aisle, can specify approach air temperature and speed of 35°C and 200 LFM respectively, with airflow impinging on the I/O modules first and an operational altitude of 6000 feet.

7.1.1 Thermal Reporting interface

[Link to 4.6; this session can be incorporated into Chapter 4.6] The NIC should support temperature reporting for key components on the card (including readings from active I/O modules). To improve thermal efficiency, the recommended accuracy for temperature sensors on the card is ±3°C. A power reporting interface is optional for low-power NICs (less than 10W), but strongly recommended for higher-powered NICs.

7.1.2 Thermal Simulation Boundary Example

Placeholder for the link to upcoming test fixture documentation (under development).

7.2 Shock & Vibration

This specification does not cover the shock and vibration testing requirements for an OCP NIC 3.0 add in card or its associated baseboard systems. OCP NIC 3.0 components are deployed in various environments. It is up to each add-in card and baseboard vendor to decide how the shock and vibration tests shall be done.

7.3 Regulatory

An OCP NIC 3.0 add-in card shall meet the following compliance requirements:

- RoHS 2 Directive (2011/65/EU) aims to reduce the environmental impact of electronic and electrical
 equipment (EEE) by restricting the use of certain hazardous materials. the substances banned under
 RoHS are lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls,
 polybrominated diphenyl ether, and four phthalates.
- **REACH Regulation (EC) No 1907/2006** addresses the production and use of chemical substances and their potential impact on human health and the environment.
- Waste Electrical and Electronic Equipment ("WEEE") Directive (2012/19/EU) mandates the treatment, recovery and recycling of EEE.
- The Persistent Organic Pollutants Regulation (EC) No. 850/2004 bans production, placing on the market and use of certain persistent organic pollutants.
- The California Safe Drinking Water and Toxic Enforcement Act of 1986 ("Prop 65") sets forth a list of regulated chemicals that require warnings in the State of California.

- The Packaging and Packaging Waste Directive 94/62/EC limits certain hazardous substances in the packaging materials
- Batteries Directive 2006/66/EC regulates the manufacture and disposal of all batteries and accumulators, including those included in appliances.
- CE
- FCC Class A

An OCP NIC 3.0 add-in card is recommended to meet below compliance requirements:

- **Halogen Free:** IEC 61249-2-21 Definition of halogen free: 900ppm for Br or Cl, or 1500ppm combined.
- Arsenic: 1000 ppm (or 0.1% by weight)
- Emerging: US Conflict Minerals law: section 1502 of the Dodd-Frank Act requires companies using tin, tantalum, tungsten, and gold ("3TG") in their products to verify and disclose the mineral source. While this does not apply to products that are used to provide services, such as Infrastructure hardware products, the OCP NIC Subgroup is considering voluntarily reporting of this information.



8 Revision History

Author	Description	Revision	Date
Thomas Ng Intel Corporation	Initial draft	0.53	01/03/2018