Style Definition: Caption

**Style Definition:** List Paragraph: Bulleted + Level: 1 + Aligned at: 0" + Indent at: 0.25", Tab stops: Not at 0.5"



# OCP NIC 3.0 Design Specification

Version 0.<u>5</u>0<u>1</u>

Author: OCP Server Workgroup, OCP NIC subgroup



### Table of Contents

1 Overview			8
	1.1	License	8
	1.2	Background	9
	1.3	Acknowledgements	11
	1.4		
		1.4.1 Mechanical Form factor overview	12
		1.4.2 Electrical overview	14
	1.5		
2	Car	rd Form Factor	-
	2.1		,
	2.2	· · · · · · · · · · · · · · · · · · ·	•
	2.3		
		2.3.1 Small Form Factor Add-in Card I/O Bracket	
		2.3.2 Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	
		2.3.3 Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions	
		2.3.4 Large Form Factor Add-in Card I/O Bracket	
		2.3.5 Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions	
		2.3.6 Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions	
	2.4		
	2.5		
		2.5.1 Baseboard LEDs Configuration Over the Scan Chain	
		2.5.2 Add-in Card LED Configuration	
	_	2.5.3 Add-in Card LED Ordering	
	2.6		
		2.6.1 Baseboard Keep Out Zones – Small Card Form Factor	
		2.6.2 Baseboard Keep Out Zones – Large Card Form Factor	
		2.6.3 Small Card Form Factor Keep Out Zones	
		2.6.4 Large Card Form Factor Keep Out Zones	
	2.7	3 1	
	2.8		
	2.9		
	2.10		
		2.10.1 PCle Retimer card	
		2.10.2 Accelerator card	
	_	2.10.3 Storage HBA / RAID card	35 <del>33</del>
3		rd Edge and Baseboard Connector Interface	
	3.1		
		3.1.1 Gold Finger Mating Sequence	
	3.2		
		3.2.1 Straddle Mount Offset and PCB Thickness Options	
		3.2.2 Right Angle Offset	
	3.3	Pin definition	

		Rev_o. <del>01</del> 5
3.4	Signal Descriptions – Common	<u>48</u> 46
3.	4.1 PCIe Interface Pins	48 <del>46</del>
3.	4.2 PCIe Present and Bifurcation Control Pins	<u>51</u> 49
3.	4.3 SMBus Interface Pins	<u>52</u> 50
3.	4.4 Power Supply Pins	53 <del>51</del>
3.	4.5 Miscellaneous Pins	54 <del>52</del>
3.5	Signal Descriptions – OCP Bay (Primary Connector)	55 <del>5</del>
	5.1 PCIe Interface Pins – OCP Bay (Primary Connector)	55 <del>5</del>
_	5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)	
_	5.3 Scan Chain Pins – OCP Bay (Primary Connector)	
_	5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)	
3.6	PCIe Bifurcation Mechanism	
	6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSN' 7068	
2.	6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)	70 <del>6</del> 8
	6.3 PCIe Bifurcation Decoder	
-	6.4 Bifurcation Detection Flow	
_	6.5 PCle Bifurcation Examples	
3.7	PCIe Clocking Topology	
3.8	PCIe Bifurcation Results and REFCLK Mapping	
3.9	Power Capacity and Power Delivery	
_		_
_	9.2 ID Mode	_
_		
_	9.4 Main Power Mode (So)	
3.10	Hot Swap Considerations for 12V and 3.3V Rails	_
3.11	Power Sequence Timing Requirements	
3.12 Manage	gementgement	
	Sideband Management Interface and Transport	
4.1	NC-SI Traffic	
4.2		
4.3	Management Controller (MC) MAC Address Provisioning	
4.4	Temperature Reporting	
4.5	Power Consumption Reporting	
4.6	Link Status/Speed Reporting	
4.7	Pluggable Module Status Reporting	
4.8	Out-Of-Band Firmware Update	
4.9	NC-SI Over RBT Sideband Interface	
	9.1 NC-SI Over RBT Addressing	
•	9.2 Arbitration Ring Connections	
4.10	SMBus 2.0 Interface	
•	10.1 SMBus Address Map	
4.11	FRU EEPROM	
•	11.1 FRU EEPROM Address, Size and Availability	
•	11.2 FRU EEPROM Content Requirements	
4.12	FW Requirements	
4.	12.1 Firmware Update	
4.	12.2 Secure Firmware	<u>989</u>



	4.12.3	Firmware Queries	<u>98<del>95</del></u>
	4.12.4	Multi-Host Firmware Queries	99 <del>95</del>
	4.13 The	ermal Reporting Interface	
	4.13.1	Remote on-die sensing	<u>101<del>96</del></u>
5	Data Netwo	rk Requirements	
•	5.1 Net	twork Boot	
6	Routing Guid	delines and Signal Integrity Considerations	
		-SI Over RBT	
	6.2 PCI	e	<u>105<del>99</del></u>
7	Thermal and	l Environmental	<u>106</u> 100
	7.1 Env	rironmental Requirements	<u>106</u> 100
	7.1.1 T	Thermal Reporting interface	<u>106</u> 100
	7.1.2 T	Thermal Simulation Boundary Example	<u>106</u> <del>100</del>
	7.2 Sho	ock & Vibration	<u>106</u> 100
	7.2 Sho  7.3 Reg	<mark>gulatory</mark>	<u>106</u> 100
8	Revision His	tory	<u>108<del>102</del></u>

## Rev\_0.<del>01</del>50

### List of Figures

J		
Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports	<u>9</u> 1	ŀ
Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAMDRAM	<u>10</u> 3	þ
Figure 3: Small and Large Card Form-Factors (not to scale)	1	2
Figure 4: Example Small Card Form Factor	1	-7
Figure 5: Example Large Card Form Factor	<u>17<del>1</del></u>	b
Figure 6: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards	<u>18<del>1</del></u>	b
Figure 7: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards		
Figure 8: Small Card Standard I/O Bracket		
Figure 9: Small Card Customized bracket for RJ45 Connector		
Figure 10: Small Card 3D Bracket Assembly (Standalone)		
Figure 11: Small Card 3D Bracket Assembly (Installed on Add-in Card)		
Figure 12: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)		
Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)		
Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)		
Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)		
Figure 16: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)		
Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)		
Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide View)		
Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)		
Figure 20: Baseboard and Rail Assembly Drawing for Small Card		
Figure 21: LED Ordering – Example Small Card Link/Activity and Speed LED Placement	_	г
Figure 22: Small Form Factor Keep Out Zone – Top View		
Figure 23: Small Form Factor Keep Out Zone – Bottom View		
Figure 24: Small Form Factor Keep Out Zone – Side View		
Figure 25: Large Form Factor Keep Out Zone – Top View		
Figure 26: Large Form Factor Keep Out Zone – Bottom View		
Figure 27: Large Form Factor Keep Out Zone – Side View		
Figure 28: Small Card Bottom Side Insulator (Top and 3/4 View)		
Figure 29: Small Card Bottom Side Insulator (Side View)		
Figure 30: Large Card Bottom Side Insulator (Top and 3/4 View)		
Figure 31: Large Card Bottom Side Insulator (Side View)		
Figure 32: Small Size Primary Connector Gold Finger Dimensions – x16 – Top Side ("B" Pins)		
Figure 33: Small Size Primary Connector Gold Finger Dimensions – x16 – Bottom Side ("A" Pins)		
Figure 34: Large Size Card Gold Finger Dimensions – x32 – Top Side ("B" Pins)		
Figure 35: Large Size Card Gold Finger Dimensions – x32 – Bottom Side ("A" Pins)		
Figure 36: 168-pin Base Board Primary Connector – Right Angle		
Figure 37: 140-pin Base Board Secondary Connector – Right Angle		
Figure 38: 168-pin Base Board Primary Connector – Straddle Mount		
Figure 39: 140-pin Base Board Secondary Connector – Straddle Mount		
Figure 40: Primary and Secondary Connector Locations for Large Card Support For Right Angle Connectors		
Figure 41: Primary and Secondary Connector Locations for Large Card Support For Straddle Mount Connectors		
Figure 42: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors		
Figure 43: omm Offset (Coplanar) for 0.062" Thick Baseboards		
Figure 44: 0.3mm Offset for 0.076" Thick Baseboards		
Figure 45: Add-in Card and Host Offset for Right Angle Connectors		
Figure 46: PCle Present and Bifurcation Control Pins		
Figure 47: Example Power Supply Topology		
Figure 48: NC-SI Over RBT Connection Example – Single Primary Connector		
Figure 49: NC-SI Over RBT Connection Example – Dual Primary Connector		
Figure 50: Scan Bus Connection Example		
Figure 51: PCIe Bifurcation Pin Connections Support		
Figure 52: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)		
Figure 53: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)		
Figure 54: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)		
Figure 55: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)		
Figure 56: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)		
Figure 57: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards	<u>78</u> 8	þ



Figure 58: PCIe Interface Connections for a 4 x4 Add-in Card	78 <del>8</del>
Figure 59: Baseboard Power States	889
Figure 6o: Power Sequencing	
Figure 61: Block Diagram for Remote on-die Sensing	

Rev\_o.<del>01</del>50

List of Tables		
Table 1: OCP 3.0 Form Factor Dimensions	1	.3
Table 2: Baseboard to OCP NIC Form factor Compatibility Chart		
Table 3: OCP NIC 3.0 Card Definitions	20 <del>2</del>	Ĕ
Table 4: Mechanical BOM for the Small Card Bracket		Ļ
Table 5: OCP 3.0 Line Side I/O Implementations		
Table 6: Baseboard LED Configurations with Two Physical LEDs per Port		
Table 7: Add-in Card LED Configuration with Two Physical LEDs per Port		
Table 8: Contact Mating Positions for the Primary and Secondary Connectors		
Table 9: Right Angle Connector Options		
Table 10: Straddle Mount Connector Options		
Table 11: Primary Connector Pin Definition (x16) (4C + OCP Bay)		
Table 12: Secondary Connector Pin Definition (x16) (4C)		
Table 13: Pin Descriptions – PCle 1	48 <del>5</del>	Ĺ
Table 14: Pin Descriptions – PCle Present and Bifurcation Control Pins	51 <del>5</del>	Ļ
Table 15: Pin Descriptions – SMBus		
Table 16: Pin Descriptions – Power		
Table 17: Pin Descriptions – Miscellaneous 1	54 <del>5</del>	ģ
Table 18: Pin Descriptions – PCIe 2	555	[
Table 19: Pin Descriptions – NC-SI Over RBT		
Table 20: Pin Descriptions – Scan Chain		
Table 21: Pin Descriptions – Scan Chain DATA_OUT Bit Definition.		
Table 22: Pin Descriptions – Scan Bus DATA_IN Bit Definition		
Table 23: Pin Descriptions – Miscellaneous 2		
Table 24: PCle Bifurcation Decoder for x16 and x8 Card Widths		
Table 25: PCIe Clock Associations		
Table 26: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=obooo)		
Table 27: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=obooo)	_	1.
Table 28: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)	_	r
Table 29: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)	_	
Table 30: Bifurcation for Single Host, Four Sockets and Dual Upstream Links (BIF[2:0]#=obo1o)	_	г
Table 31: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)		
Table 32: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)		
Table 33: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=ob110)		
Table 34: Power States		
Table 35: Baseboard Power Supply Rail Requirements – Slot Power Envelopes		
Table 36: Power Sequencing Parameters		
Table 37: Sideband Management Interface and Transport Requirements	010	Ľ
Table 38: NC-SI Traffic Requirements		
Table 39: MC MAC Address Provisioning Requirements		
Table 40: Temperature Reporting Requirements		
Table 41: Power Consumption Reporting Requirements		
Table 42: Link Status/Speed Reporting Requirements		
Table 43: Pluggable Module Status Reporting Requirements		
Table 44: Out-Of-Band Firmware Update Requirements		
Table 45: Power Sequencing Parameters		
Table 46: FRU EEPROM Record – OEM Record oxCo, Offset oxoo		
Table 47: FRU EEPROM Record – OEM Record oxCo, Offset oxo1		
Table 48: FRU EEPROM Record – OEM Record oxCo, Offset oxo2		
Table 49: FRU EEPROM Record – OEM Record oxCo, Offset oxo3		
Table 50: FRU EEPROM Record – OEM Record oxCo, Offset oxo4		
Table 51: FRU FEPROM Record – OFM Record ox Co. Offset oxos	9 <u>0</u> 10	Ĺ



#### 1 Overview

#### 1.1 License

As of July 26, 2016, the following persons or entities have made this Specification available under the Open Compute Project Hardware License (Permissive) Version 1.0 (OCPHL-P)

#### OCP NIC Subgroup

An electronic copy of the OCPHL-P is available at:

http://www.opencompute.org/assets/download/o1-Contribution-Licenses/OCPHL-Permissive-v1.o.pdf

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The Specification implementer and user assume the entire risk as to implementing or otherwise using the Specification. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. As of April 7, 2011, the following persons or entities have made this Specification available under the Open Web Foundation Final Specification Agreement (OWFa 1.0), which is available at http://www.openwebfoundation.org/legal/the owf 1 o agreements/owfa 1 o: Facebook, Inc.

You can review the signed copies of the Open Web Foundation Agreement Version 1.0 for this Specification at http://opencompute.org/licensing/, which may also include additional parties to those listed above.

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#### 1.2 Background

The OCP NIC 3.0 specification is a follow-on to the OCP 2.0 form-factor for PCle add-in cards. The OCP NIC 3.0 specification supports two basic card sizes: Small Card, and Large Card. The Small Card allows for up to 16 PCle lanes on the card edge while a Large Card supports up to 32 PCle lanes. Compared to the OCP Mezz Card 2.0 Design Specification, the updated specification provides a broader solution space for NIC and system vendors to support the following use case scenarios:


- NICs with a higher TDP
- Support up to 8oW of power delivery to a single connector (Small) card; and 15oW to a dual connector (Large) card
- Support up to PCle Gen5 on the system and add-in card
- Support for up to 32 lanes of PCIe per add-in card
- Support for single host, multi-root complex and multi-host environments
- Support a greater board area for more complex add-in card designs
- Support for Smart NIC implementations with on-board DRAM and accelerators
- Simplification of FRU installation and removal while reducing overall down time

A representative Small Card OCP 3.0 NIC mezzanine card is shown in Figure 1 and a representative Large Card is shown in Figure 2.

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports



Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM



In order to achieve the features outlined in this specification, OCP  ${\tt 3.0}$  compliant cards are not backwards compatible to OCP Mezz  ${\tt 2.0}$  cards.

This specification is created under OCP Server workgroup – OCP NIC subgroup. An electronic copy of this specification can be found on the Open Compute Project website:

http://www.opencompute.org/wiki/Server/Mezz#Specifications\_and\_Designs

Rev\_o.<del>01</del>50

### 1.3 Acknowledgements

Placeholder [Editor's note TN 20171219: I suggest adding a table of contributing companies and individuals to this section]. The OCP NIC Subgroup would like to acknowledge the following member companies for their contributions to the OCP NIC 3.0 specification:

Table 1: Acknowledgements – By Company

Amphenol TCS	Intel Corporation	
<u>Broadcom</u>	<u>Lenovo</u>	
<u>Dell</u>	<u>Mellanox</u>	
<u>Facebook</u>	<u>Netronome</u>	
Hewlett Packard Enterprise	<u>TE</u>	

Commented [NT1]: What is the preferred way to do Acknowledgements?

By company? Individual? Sorted alphabetically? By contribution amount?



#### 1.4 Overview

#### 1.4.1 Mechanical Form factor overview

The OCP NIC 3.0 specification defines a third generation mechanical form factor that allows for interoperability between compliant baseboards and add-in cards.

OCP NIC 3.0 cards have two form factors – Small and Large. These cards are shown in Figure 3 below. The components shown in the figures are for illustrative purposes. The Small form factor card has one connector (Primary connector) on baseboard. The Large form factor card has one or two connectors (Primary Connector only and both the Primary and Secondary Connectors) on the baseboard.

Both the Primary and Secondary connectors are defined in and compliant to SFF-TA-1002. [Editor's note: plan to submit change back to SFF-TA-1002]. On the add-in card side, the card edge is implemented with gold fingers. The small card gold finger area only occupies the Primary Connector area for up to 16 PCle lanes. The large card gold finger area may occupy both the Primary and Secondary connectors for up to 32 PCle lanes, or optionally just the Primary connector for up to 16 PCle lane implementations. The gold finger design follows SFF-TA-1002 as well.




Figure 3: Small and Large Card Form-Factors (not to scale)

Rev\_0.<del>01</del>50

The two form factor dimensions are shown in Table 2 Table 1.

Table 24: OCP 3.0 Form Factor Dimensions

Form	Width	Depth	Primary	Secondary	Typical Use Case
Factor			Connector	Connector	
Small	W1 = 76	L = 115	4C + OCP	N/A	Low profile and NIC with a
	mm	mm	sideband		similar profile as an OCP NIC
			168 pins		2.0 add-in card; up to 16 PCle
					lanes.
Large	W2 = 139	L = 115	4C + OCP	4C	Larger PCB width to support
	mm	mm	sideband	140 pins	additional NICs; up to 32 PCle
			168 pins		lanes.

The OCP NIC 3.0 design allows downward compatibility between the two card sizes. Table 3 Table 2 shows the compatibility between the baseboard and NIC combinations. A small size baseboard slot may only accept a small sized NIC. A Large size baseboard slot may accept a small or large sized NIC.

Table 32: Baseboard to OCP NIC Form factor Compatibility Chart

Baseboard	NIC Size / Suppo	orted PCIe Width
Slot Size	Small	Large
Small	Up to 16 PCIe lanes	Not Supported
Large	Up to 16 PCIe lanes	Up to 32 PCIe lanes

There are two baseboard connector options available for system designers: straddle mount and right angle (RA). The straddle mount connector option allows the OCP NIC and baseboard to exist in a coplaner position. To achieve this, a cutout exists on the baseboard and is defined in this specification. Alternatively, the right angle option allows the OCP NIC to be installed on top of the baseboard. A baseboard cutout is not required for the right angle connector. The right angle option allows the baseboard to use this area for additional routing or backside component placement. The straddle mount and right angle connectors are shown in Section 3.2.

For both the baseboard and OCP card, this specification defines the component and routing keep out areas. Refer to Section 2.6 for details.

Both the straddle mount and right angle implementations shall accept the same OCP add-in card and shall be supported in the baseboard chassis regardless of the baseboard connector selection (right angle or straddle mount) so long as the baseboard slot side and add-in card sizes are a supported combination as shown in Table 3Table 2.

This specification defines the form factor at the add-in card level, including the front panel, latching mechanism and card guide features <u>TBD; pending on the Mechanical work across stakeholders</u>].

More details about the card form-factor is shown in Section 2.



#### 1.4.2 Electrical overview

This specification defines the electrical interface between baseboard and the add-in card. The electrical interface is implemented with a right angle or straddle mount connector on baseboard and gold finger on the add-in card. As previously noted in the mechanical overview, each card may implement a Primary Connector or Primary + Secondary Connector. Cards using only the Primary connector are suitable for both the Small and Large form-factors and may support up to 16 lanes of PCle. The Secondary connector, when used in conjunction with the Primary connector, allows Large form-factor implementations and may support up to 32 lanes of PCle.

#### 1.4.2.1 Primary Connector

The Primary connector provides all OCP specific management functions as well as up to 16 lanes of PCIe between the OCP NIC and the system motherboard.

#### Management Function Overview (OCP Bay):

- DSP0222 1.1 compliant Network Controller Sideband Interface (NC-SI) RMII Based Transport (RBT)
   Physical Interface
- Power management and status reporting
  - o Power disable
  - State change control
- SMBus 2.0
- Control / status serial bus
  - NIC-to-Host status
    - Port LED Link/Activity
    - Environmental Indicators
  - Host-to-NIC configuration Information
- Multi-host PCIe support signals (2x PCIe resets, 2x reference clocks)
  - The OCP bay provides PERST<sub>2</sub>#, PERST<sub>3</sub>#, REFCLK<sub>2</sub> and REFCLK<sub>3</sub>. This enables support
    for up to four hosts when used in conjunction with PERST<sub>0</sub>#, PERST<sub>1</sub>#, REFCLK<sub>0</sub> and
    REFCLK<sub>1</sub> in the Primary 4C region.
- PCle Wake signal

See Section 3.5 for a complete list of pin and function descriptions for the OCP Bay portion of the primary connector.

#### PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
  - Up to PCle Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
  - o 2x PCle Resets
  - o Link Bifurcation Control
  - o Card power disable/enable
- Power

Rev\_o.<del>01</del>50

- o 12V /12V AUX
- o 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.

#### 1.4.2.2 Secondary Connector

The secondary connector provides an additional 16 lanes of PCIe and their respective control signals.

#### PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
  - o Up to PCIe Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
  - o 2x PCle Resets
  - o Link Bifurcation Control
  - o Card power disable/enable
- Power
  - o 12V /12V AUX
- 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.



#### 1.5 References

- DMTF Standard. *DSPo222, Network Controller Sideband Interface (NC-SI) Specification*. Distributed Management Task Force, Rev 1.1.0, September 23<sup>rd</sup>, 2015.
- DMTF Standard. *DSPo222*, *Network Controller Sideband Interface (NC-SI) Specification*. Distributed Management Task Force, Rev 1.2.0, Work-in-progress.
- EDSFF. Enterprise and Datacenter SSD Form Factor Connector Specification. Enterprise and Datacenter SSD Form Factor Working Group, Rev 0.9 (draft), August 2<sup>nd</sup> 2017.
- IPMI Platform Management FRU Information Storage Definition, v1.2, February 28<sup>th</sup>, 2013.
- NXP Semiconductors. PC-bus specification and user manual. NXP Semiconductors, Rev 6, April 4<sup>th</sup>, 2014.
- Open Compute Project. OCP NIC Subgroup. Online. http://www.opencompute.org/wiki/Server/Mezz
- PCIe Base Specification. PCI Express Base Specification, Revision 4.0 (draft).
- PCIe CEM Specification. PCI Express Card Electromechanical Specification, Revision 4.0 (draft).
- SMBus Management Interface Forum. System Management Bus (SMBus) Specification. System Management Interface Forum, Inc, Version 2.0, August 3<sup>rd</sup>, 2000.
- SNIA. SFF-TA-1002, Specification for Protocol Agnostic Multi-Lane High Speed Connector. SNIA SFF TWG Technology Affiliate, Rev 1.0, December 12<sup>th</sup>, 2017.

#### 2 Card Form Factor

#### 2.1 Overview

#### 2.2 Form Factor Options

OCP3.0 provides two fundamental form factor options: a small card (76mm x 115mm) and a large card (139mm x 115mm).

These form factors support a Primary Connector and optionally, a Secondary Connector. The Primary Connector is defined to be a SFF-TA-1002 compliant 4C connector plus a 28-pin bay for OCP 3.0 specific pins. The Secondary Connector is the 4C connector as defined in SFF-TA-1002. The 4C specification supports up to 32 differential pairs for a x16 PCle connection per connector. For host platforms, the 28-pin OCP bay is required for the Primary connector. This is also mandatory for add-in cards.

The small card uses the Primary 4C connector to provide up to a x16 PCle interface to the host. The additional 28-pin OCP bay carries sideband management interfaces as well as OCP NIC 3.0 specific control signals for multi-host PCle support. The small size card provides sufficient faceplate area to accommodate up to 2x QSFP modules, 4x SFP modules, or 4x RJ-45 for BASE-T operation. The small card form factor supports up to 8oW of delivered power to the card edge.





Figure 4: Example Small Card Form Factor

The large card uses the Primary 4C + OCP bay connector to provide the same functionality as the small card along with an additional Secondary 4C connector to provide up to a x32 PCIe interface. The large card may utilize both the Primary and Secondary connectors, or just the Primary connector for lower PCIe lane count applications. Table 4Table 3 summarizes the large card permutations. The large size card supports higher power envelopes and provides additional board area for more complex designs. The large card form factor supports up to 150W of delivered power to the card edge across the two connectors.

Figure 5: Example Large Card Form Factor


**Commented [HS2]:** For some use cases, secondary connector is not required to be used for large card size. We need to discuss and clarify it.





For both form-factors, an add-in card may optionally implement a subset of pins to support up to a x8 PCle connection. This is implemented using a 2C card edge per SFF-TA-1002. The Primary Connector may support a 2C sized add-in card along with the 28 pin OCP bay. The following diagram from the SFF-TA-1002 specification illustrates the supported host Primary and Secondary Connectors and add-in card configurations.

Figure 6: Primary Connector (4C + OCP Bay) with 4C and 2C (Small) Add-in Cards



**Commented [JN3]:** If so, I think we still need the 2C+OCP card edge GF drawing.

Rev\_o.<del>01</del>50

Figure 7: Primary Connector (4C + OCP Bay) and Secondary Connector (4C) (Large) Add-in Cards




Table 4



#### Table 4

#### Table 3

Table 3 summarizes the supported card form factors. Small form factors cards support the Primary Connector and up to 16 PCle lanes. Large form factor cards support implementations with both the Primary and Secondary Connectors and up to 32 PCle lanes, or a Primary Connector only implementation with up to 16 PCle lanes.

Table 43: OCP NIC 3.0 Card Definitions

Add in Card Size and max	Secondary Connector		Primary Connector		
PCIe Lane Count	4C Connector, x16 PCle		4C Connect	or, x16 PCle	OCP Bay
Small (x8)				2C	OCP Bay
Small (x16)			4	С	OCP Bay
Large (x8)				2C	OCP Bay
Large (x16)			4	С	OCP Bay
Large (x24)	2C		4	С	OCP Bay
Large (x32)	4C		4	С	OCP Bay


#### 2.3 I/O bracket

The following section defines the standard I/O bracket and standard chassis opening required for both the Small and Large form-factor cards.

#### 2.3.1 Small Form Factor Add-in Card I/O Bracket

Figure 8 defines the standard Small Card form factor I/O bracket.

Figure 8: Small Card Standard I/O Bracket



Note: The add-in card supplier shall add port identification on bracket that meet their manufacturing and customer requirements.

For RJ-45 implementations, a customized bracket must be created. Figure 9 shows an implementation example.

Figure 9: Small Card Customized bracket for RJ-45 Connector

Drawing to be inserted

Figure 10 shows the standalone bracket assembly and Figure 11 shows the bracket assembly on the add-in card.

Figure 10: Small Card 3D Bracket Assembly (Standalone)

TBD

Figure 11: Small Card 3D Bracket Assembly (Installed on Add-in Card)

**TBD** 



<u>In addition to the sheet metal, Table 5 lists the additional hardware components used for the Small Card bracket assembly.</u>

<u>Table 5: Mechanical BOM for the Small Card Bracket</u>

Item description	Supplier Part Number
Top and bottom EMI fingers	TF187VE32F11
Screw / Rivet (part of bracket assy)?	<u>TBD</u>
Side EMI Finger	TBD
<u>Thumb screw</u>	TBD
Pull Tab	<u>TBD</u>
<u>Latch</u>	<u>TBD</u>
Screw (attaching Bracket & NIC)	<u>TBD</u>
SMT Nut (on NIC)	<u>TBD</u>

#### 2.3.2 Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor add-in card.

Figure 12: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Top View)

#### Rev\_0.<del>01</del>50





Figure 13: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Front View)



<u>Figure 14: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Left)</u>





Figure 15: Small Form Factor Add-in Card Critical-to-Function (CTF) Dimensions (Side View – Right)



#### 2.3.3 Small Form Factor Baseboard Critical-to-Function (CTF) Dimensions

The following dimensions are considered critical-to-function (CTF) for each small form factor baseboard chassis.

Figure 16: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear View)




Figure 17: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Side View)



Rev\_o.<del>01</del>50




Figure 18: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rear Rail Guide





Figure 19: Small Form Factor Baseboard Chassis Critical-to-Function (CTF) Dimensions (Rail Guide Detail)





On the baseboard side, the following mechanical dimensions shall be met to support a small form factor add-in card:

Figure 20: Baseboard and Rail Assembly Drawing for Small Card TBD; need 3D baseboard and rail assembly drawing.

#### 2.3.4 Large Form Factor Add-in Card I/O Bracket

TBD < need input from OCP mechanical groups > . All drawings from the Small Form-Factor implementation need to be replicated for the Large form-factor.

#### 2.3.5 Large Form Factor Add-in Card Critical-to-Function (CTF) Dimensions

#### 2.3.12.3.6 Large Form Factor Baseboard Critical-to-Function (CTF) Dimensions

#### 2.4 Line Side I/O Implementations

At the time of this writing, the Small and Large form-factor implementations have been optimized to support the following standard line side I/O implementations:

Table 64: OCP 3.0 Line Side I/O Implementations

<del>_</del> · _ ·				
Form Factor	Max Topology Connector Count			
Small	2x QSFP28			
Small	4x SFP28			
Small	4x RJ-45			
Large	2X QSFP28			
Large	4x SFP28			

Rev\_0.<del>01</del>50

Large	4x RJ-45	
Large	4^1\3-45	

Additional combinations are permissible as I/O form-factor technologies and thermal capabilities evolve.

#### 2.5 LED Implementations

LEDs may be implemented on the card Scan Chain (as defined in Section 03-5-3) for remote link/activity indication on the baseboard or optionally be implemented on the OCP NIC 3.0 I/O bracket if there is sufficient space for local indication. These two cases are described below. In both cases, the actual link rate may be directly queried through the management interface.

#### 2.5.1 Baseboard LEDs Configuration Over the Scan Chain

A small form-factor OCP NIC 3.0 with a fully populated I/O bracket (2x QSFP28, 4x SFP28 or 4x RJ-45) has insufficient space for discrete on-board (faceplate) LED indicators. In this case, the line side link and activity LED indicators are implemented on the baseboard system via the Scan Chain. The Scan Chain bit stream is defined in Section 23.5.3.

This LED implementation is required for all add in cards. The baseboard LED implementation uses two discrete LEDs (Link/Activity and Speed indication). Table 7Table 5 describes the baseboard LED configuration for baseboard implementations.

<u>This LED implementation is required for all add-in cards.</u> <u>The LED implementation is optional for baseboards.</u>

**Commented [JN4]:** When space allows, I think the card LED implementation is not optional, but a requirement. This shall be 90%+ of the use cases (single / dual SFP, QSFP)

**Commented [JD5]:** Maybe use a different name for the serial bus? Seeing the Scan Chain usually refers to JTAG? (Pretty minor comment though)

 $\begin{tabular}{ll} \textbf{Commented [JN6]:} Double check if dual QSFP has room for LED? \end{tabular}$ 

2x QSFP shall be smaller than 4x SFP+ and the extra space could be used for LED implementation



Table 75: Baseboard LED Configurations with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link / Activity	Green	Active low. Multifunction LED.
Activity		This LED shall be used to indicate link and link activity.
		When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.
		The <u>baseboard</u> Link/Activity LED <u>location</u> is not mandated in this <u>specification and shall-will</u> be <del>located on the left hand side or located on top for each port when the baseboard is viewed in the horizontal planedefined by the system vendor.</del>
Speed	Green	Active low. Multifunction LED.
	Off	The LED is Green when the port is linked at its maximum speed. The LED is off when the device is linked at a speed lower than the highest capable speed, or no link is present.
		The <u>baseboard</u> bicolor speed LED <u>location is not mandated in this</u> specification and <u>shall be will located on the right hand side or located on the bottom for each port when the baseboard is viewed in the horizontal plane</u> be defined by the system vendor.

At the time of this writing, the Scan Chain definition allows for up to one link/activity and one speed LED per port. A total of up to 8 ports are supported in the Scan Chain. The bit stream defines the LEDs to be active low (on). The Scan Chain LED implementation allows the NIC LED indicators to be remotely located on the OCP 3.0 compliant chassis (e.g. front LED indicators with rear I/O cards).

#### 2.5.2 Add-in Card LED Configuration

For low I/O count small form-factor cards without built in light pipes (such as 1x QSFP28, 2x SFP28, or 2x RJ-45), or a large form-factor OCP 3.0 NIC, where additional I/O bracket area is available, the card may optionally implement on-board link/activity indications in place of the Scan Chain LED stream. The recommended local (on-card) LED implementation uses two physical LEDs (a discrete Link/Activity LED and a bi-colored Speed A/Speed B LED). Table 8Table 6 describes the add-in card LED implementations.

Table 86: Add-in Card LED Configuration with Two Physical LEDs per Port

LED Pin	LED Color	Description
	Green	Active low. Multifunction LED.

**Commented [JN7]:** 1. For current define, it is not bi-color 2. However, it makes sense to use bi-color to have same amount of feature as on-NIC-LED.

Link / Activity		This LED shall be used to indicate link and link activity.
receivity		, and the second
		When the link is up and no link activity is present, then this LED shall be lit and solid. This indicates that the link is established, there are no local or remote faults, and the link is ready for data packet transmission/reception.
		When the link is up and there is link activity, then this LED should blink at the interval of 50-500ms during link activity.
		The Link/Activity LED shall be located on the left hand side or located on the top for each port when the add-in card is viewed in the
		horizontal plane.
Speed	Green	Active low. Bicolor multifunction LED.
	Amber	TI 150: 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Off	The LED is Green when the port is linked at its maximum speed.
		The LED is Amber when the port is linked at it second highest speed. The LED is off when the device is linked at a speed lower than the
		second highest capable speed, or no link is present.
		The Amber Speed LED indicator may be used for port identification through vendor specific link diagnostic software.
		The bicolor speed LED shall be located on the right hand side or located on the bottom for each port when the add-in card is viewed in the horizontal plane.

#### 2.5.3 Add-in Card LED Ordering

For all add-in card use cases, each port shall implement the green Link/Activity LED and a bicolor green/amber speed A/B LED. For all baseboards, each port shall implement the green Link/Activity LED and a green speed A LED.

For horizontal LED positions, the Link/Activity LED shall be located on the left side for each port and the speed LED shall be located on the right side for each port.

For vertical LED positions, the Link/Activity LED shall be located on top and the speed LED shall be located on the bottom.

The placement of the LEDs on the faceplate may be left up to the discretion of the add-in card and baseboard designers. The LED port association shall be clearly labeled on the add-in card and on the baseboard.


Figure <u>217</u>: LED Ordering – Example Small Card Link/Activity and Speed LED Placement

**Commented [TN8]:** Mike@FB – amber will be used to indicate fault across all their platforms moving forward. Facebook will publish a new color schema specification.

The OCP NIC 3.0 group shall consider adopting the new cold spec as appropriate.

Commented [NT9R8]: No change for now.





#### 2.6 Mechanical Keepout Zones

#### 2.6.1 Baseboard Keep Out Zones - Small Card Form Factor

TBD – Need keepout drawings and envelopes for small / large size baseboard including primary/secondary/rail keepouts/cutout for straddle mount/keepout for right angle.

#### 2.6.2 Baseboard Keep Out Zones – Large Card Form Factor

TBD. - need input from mechanical engineering

#### 2.6.22.6.3 Small Card Form Factor Add in Card Keep Out Zones

TBD—need-keepout drawings and envelopes for small / large size NIC including primary/secondary/rail keepouts.

Figure 22: Small Form Factor Keep Out Zone – Top View




Figure 23: Small Form Factor Keep Out Zone – Bottom View





Figure 24: Small Form Factor Keep Out Zone – Side View

INSULATOR ADHESIVE ATTACHMENT TO PCB-



### 2.6.4 Large Card Form Factor Keep Out Zones

Figure 25: Large Form Factor Keep Out Zone – Top View








Figure 26: Large Form Factor Keep Out Zone – Bottom View







#### 2.7 Labeling Requirements

TBI

Editor's note [TN 20171214]: Consider the following label attributes:

- Label attributes are human (e.g. ASCII) and machine readable (e.g. barcode)
- Add-in card MAC address shall be visible (used MAC address range, or base value)
- Board serial number

#### 2.8 Insulation Requirements

All cards shall implement an insulator to prevent the bottom side card components from shorting out to the baseboard chassis. The recommended insulator thickness is 0.25mm and shall reside within the following mechanical envelope for the Small and Large size cards.

Figure 288: Small Card Bottom Side Insulator and Mechanical Envelope(Top and 3/4 View)




Figure 29: Small Card Bottom Side Insulator (Side View) TBD < need 2D drawings>






Figure 309: Large Card Bottom Side Insulator and Mechanical Envelope(Top and 3/4 View)

Rev\_0.<del>01</del>50



#### Figure 31: Large Card Bottom Side Insulator (Side View)



#### 2.9 NIC Implementation Examples

**TBD** 

#### 2.10 Non-NIC Use Cases

"PCIe interface with extra management sideband"

2.10.1 PCIe Retimer card

<u>TBD</u>

2.10.2 Accelerator card

ГBD

2.10.3 Storage HBA / RAID card

TBD



### 3 Card Edge and Baseboard Connector Interface

#### 3.1 Gold Finger Requirements

The OCP NIC 3.0 add-in cards are compliant to the SFF-TA-1002 specification with respect to the gold fingers and connectors.


Small Size cards fit in the Primary Connector. Primary Connector compliant cards are 76mm x 115mm and may implement the full 168-pins. The Primary Connector cards may optionally implement a subset of gold finger pins if there is a reduced PCIe width requirement (such as 1 x8 and below). In this case, the card edge gold finger may implement a 2C design. The overall board thickness is 1.6mm57mm. The gold finger dimensions for the Primary Connector compliant cards are shown below.

Large Size Cards support up to a  $x_{32}$  PCle implementation and may use both the Primary and Secondary connectors. Large Size Cards may implement a reduced PCle lane count and optionally implement only the Primary Connector 4C, or 2C plus OCP bay.

For additional details, refer to the card and connector mechanical drawings located in XXX.

Note: The "B" pins on the connector are associated with the top side of the add-in card. The "A" pins on the connector are associated with the bottom side of the add-in card.

 $\label{eq:Figure 3240} \textbf{Figure 3240}: Small Size Primary Connector Gold Finger \\ \underline{\textbf{Mating Card}} \textbf{Dimensions} - x \\ \textbf{16} - \textbf{Top Side} \\ \underline{\textbf{("B")}} \\ \textbf{16} + \textbf{16} +$ 



TBD

## Rev\_o.<del>01</del>50

Figure 3311: Small Size Primary Connector Gold Finger Mating Card-Dimensions – x16 – Bottom Side




Figure 3412: Large Size Card Gold Finger Mating Card-Dimensions – x32 – Top Side ("B" Pins)





Figure 3513: Large Size Card Gold Finger Mating Card Dimensions – x32 – Bottom Side ("A" Pins)



#### 3.1.1 Gold Finger Mating Sequence

Per the SFF-TA-1002 specification, the Primary and Secondary connectors are protocol agnostic and are optimized for high speed differential pairs. For use in the OCP NIC 3.0 application, some pin locations are used for single ended control nets or power and would benefit from a shorter pin length for staggering. As such, the recommended add-in card gold finger staging is shown in Table 9Table 7 for a two stage, first-mate, last-break functionality. The host connectors have a single stage mating and do not implement different pin lengths.

The AIC Plug (Free) side refers to the add-in card gold fingers; the receptacle (Fixed) side refers to the physical connector on the host platform. This table is based on the SFF-TA-1002 Table A-1 with




modifications for OCP NIC 3.0. Refer to the mechanical drawings for pin the first-mate and second-mate lengths.

Table 97: Contact Mating Positions for the Primary and Secondary Connectors

	Side B			Side A	
	AIC Plug (Free)	Receptacle (Fixed)		AIC Plug (Free)	Receptacle (Fixed)
	2 <sup>nd</sup> Mate 1 <sup>st</sup> Mate	•		2 <sup>nd</sup> Mate 1 <sup>st</sup> Mate	·
OCP B1			OCP A1		
OCP B <sub>2</sub>			OCP A <sub>2</sub>		
OCP B <sub>3</sub>			OCP A <sub>3</sub>		
OCP B4			OCP A4		
OCP B5			OCP A5		
OCP B6			OCP A6		
OCP B7			OCP A7		
OCP B8			OCP A8		
OCP B9			OCP A9		
OCP B10			OCP A10		
OCP B10			OCP A11		
OCP B11					
			OCP A12		
CP B13			OCP A <sub>13</sub>		
CP B14			OCP A14		
		Mecha	nical Key		
1			A1		
2			A <sub>2</sub>		
3			A3		
4			A <sub>4</sub>		
5			A5		
6			A6		
7			A7		
8			A8		
9			A9		
10			A10		
11			A11		
12			A12		
13			A13		
14			A14		
15			A15		
16			A16		
17			A17		
18			A18		
19			A19		
20			A20		
21			A21		
22			A22		
23			A23		
24			A24		
25			A25		
26			A26		
27			A27		
28			A28		
		Mecha	nical Key		
29			A29		
30			A30		
31			A <sub>31</sub>		
32			A32		
33			A33		
33 34			A34		
34 35					
			A35		
36			A36		
37			A37		
38			A38		
39			A39		
40			A40		
41			A41		
42					
		Mecha	A <sub>42</sub> nical Key		
43			A43		
44			A44		
45			A45		
3.6			A46		





## 3.2 Baseboard Connector Requirements

The OCP NIC 3.0 connectors are compliant to the "4C connector" as defined in the SFF-TA-1002 specification for a right angle or straddle mount form-factor. The 4C connector is 140-pins in width and includes support for up to 32 differential pairs to support a x16 PCle connection. The connector also provides 6 pins of 12V for payload power. This implementation is common between both the Primary and Secondary Connectors. In addition, the Primary Connector has a 28-pin OCP Bay to the right of pin 1. These pins are used for management and support for up to a 4 x2 and 4 x4 multi-host configuration on the Primary Connector. The Primary and Secondary Connector drawings are shown in Figure 36, Figure 37 Figure 15, Figure 38 Figure 16 and Figure 39 Figure 17 below.

All diagram units are in mm unless otherwise noted.

The following offset and height options are available for the right angle Primary and Secondary Connectors.

Table 10: Right Angle Connector Options

<u>Name</u>	<u>Pins</u>	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C + OCP	168 pins	Right Angle	4mm
Secondary Connector – 4C	140 pins	Right Angle"	4mm

Figure <u>3614</u>: 168-pin Base Board Primary Connector – Right Angle

http://opencompute.org 39







Figure 3715: 140-pin Base Board Secondary Connector — Right Angle



<u>The following offset and height options are available for the straddle mount Primary and Secondary Connectors.</u>

Table 11: Straddle Mount Connector Options

<u>Name</u>	<u>Pins</u>	Style and Baseboard Thickness	Offset (mm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.062"	Coplanar (omm)
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.076"	<u>-0.3mm</u>
Primary Connector – 4C + OCP	168 pins	Straddle Mount for 0.093"	Coplanar (omm)
Secondary Connector – 4C	140 pins	Straddle Mount for 0.062"	Coplanar (omm)
Secondary Connector – 4C	<u> 140 pins</u>	Straddle Mount for o.o76"	<u>-0.3mm</u>
Secondary Connector – 4C	140 pins	Straddle Mount for 0.093"	Coplanar (omm)

Figure <u>38</u>16: 168-pin Base Board Primary Connector – Straddle Mount





Figure 3917: 140-pin Base Board Secondary Connector – Straddle Mount






Secondary Connector

In order to the support the large form factor, systems must locate the Primary and Secondary Connectors per the mechanical drawing shown in Figure 40Figure 18 and Figure 41.

Figure <u>4018</u>: Primary and Secondary Connector Locations for Large Card Support <u>For Right Angle</u>




**Primary Connector** 

Rev\_0.<del>01</del>50

#### 3.2.1 Straddle Mount Offset and PCB Thickness Options

The OCP NIC 3.0 straddle mount connectors have four PCB thicknesses they can accept. The available options are shown in Figure 42. The thicknesses are 0.062'', 0.076'', 0.093'', and 0.105''. These PCBs must be controlled to a thickness of  $\pm 8\%$ . These are available for both the Primary and Secondary connector locations. At the time of this writing, the most commonly used part is expected to be the 0.076'' host board thickness.

Figure 42: Add-in Card and Host PCB Thickness Options for Straddle Mount Connectors



The connectors are capable of being used coplanar as shown in Figure 43. Additionally, the connectors are also capable of having a 0.3mm offset from the centerline of the host board as shown in Figure 44.

Figure 43: omm Offset (Coplanar) for 0.062" Thick Baseboards





Figure 44: 0.3mm Offset for 0.076" Thick Baseboards





#### 3.2.2 Right Angle Offset

The OCP NIC 3.0 right angle connectors have a 4.0mm offset from the baseboard (pending SI simulation results). This is shown in Figure 45.

Figure 45: Add-in Card and Host Offset for Right Angle Connectors

TBD

## 3.3 Pin definition

The pin definitions of an OCP NIC 3.0 card with up to a x32 PCle interface are shown in <u>Table 12 Table 8</u> and <u>Table 9</u>. All signal directions are shown from the perspective of the baseboard.

A baseboard system may provide a combination of Primary Connectors only, or Primary and Secondary Connectors to support multiple sizes of add-in cards. Both connectors share common functionality with power, SMBus 2.0, x16 PCle and bifurcation control. The Primary Connector has an additional OCP Bay (pins OCP\_A[1:14], OCP\_B[1:14]) with additional REFCLKs for supporting up to four PCle hosts, NC-SI connectivity and a Scan Chain for information exchange between the host and card. The NIC is required to implement the Scan Chain, while the baseboard may choose to optionally implement it. Depending on the baseboard form-factor, multiple OCP NIC 3.0 compliant cards may be designed into the system.

The pins common to the Primary and Secondary Connectors are shown in Section 3.4. The OCP Bay pins on the Primary Connector only are shown in Section 3.5.

Cards or systems that do not require the use of a PCIe x16 connection may optionally implement a subset electrical connections as applicable to the design. For example, a x8 (or smaller) card using the first 8 PCIe lanes that is compliant with the Primary Connector pinout. Refer to Sections 3.1 and 3.2 for mechanical details. For these cases, the Primary Connector matches the 2C dimensions as defined in SFF-TA-1002.

In all cases, the physical baseboard connectors shall support x16 PCIe widths and must be implemented with the Primary (4C + OCP Bay) and Secondary (4C) connectors.

Table <u>128</u>: Primary Connector Pin Definition (x16) (4C + OCP Bay)

**Commented [HS10]:** We should not require scan chain support for all NICs.

Rev\_o.<del>01</del>50

					(CV_0.01 <u>50</u>
OCP_B1	NIC_PWR_GOOD	PERST <sub>2</sub> #	OCP_A1	₽	
OCP_B2	PWRBRK#	PERST <sub>3</sub> #	OCP_A2	∄.	∄ <sup>.</sup>
OCP_B <sub>3</sub>	LD#	WAKE_N#	OCP_A <sub>3</sub>	ary	ary
OCP_B4	DATA_IN	RBT_ARB_IN	OCP_A4	ζ,	ÿ
OCP_B <sub>5</sub>	DATA_OUT	RBT_ARB_OUT	OCP_A <sub>5</sub>	йn	) n
OCP_B6	CLK	GND	OCP_A6	ect	ec
OCP_B <sub>7</sub>	SLOT_ID⊕	RBT_TX_EN	OCP_A <sub>7</sub>	tor	Ö
OCP_B8	RBT_RXD1	RBT_TXD1	OCP_A8	(X)	XX
OCP_B9	RBT_RXDo	RBT_TXDo	OCP_A9	.6,	3, 1
OCP_B10	GND	GND	OCP_A10	168	12-
OCP_B11	REFCLKn2	REFCLKn3	OCP_A11	3-р	₽.
OCP_B <sub>12</sub>	REFCLKp2	REFCLKp3	OCP_A <sub>12</sub>	in	a
OCP_B <sub>13</sub>	GND	GND	OCP_A <sub>13</sub>	dd	<u>-</u>
OCP_B14	RBT_CRS_DV	RBT_CLK_IN	OCP_A14	<u>≒</u> .	nc
	Mechan	ical Key		ca	ard
B1	+12V/+12V_AUX	GND	A1	rd۱	₹.
B <sub>2</sub>	+12V/+12V_AUX	GND	A <sub>2</sub>	¥ <u>:</u>	-
В3	+12V/+12V_AUX	GND	A <sub>3</sub>	0 0	00
B4	+12V/+12V_AUX	GND	A <sub>4</sub>	Primary Connector (x16, 168-pin add-in card with OCP Bay)	Primary Connector (x8, 112-pin add-in card with OCP bay)
B5	+12V/+12V_AUX	GND	A <sub>5</sub>	Ва	ay.
B6	+12V/+12V_AUX	GND	A6	ર	
B <sub>7</sub>	BIFo#	SMCLK	A7		
B8	BIF1#	SMDAT	A8		
B9	BIF2#	SMRST#	A9		
B10	PERSTo#	PRSNTA#	A10		
B11	+3.3V/+3.3V AUX	PERST1#	A11		
B12	PWRDIS	PRSNTB2#	A12		
B13	GND	GND	A13		
B14	REFCLKno	REFCLKn1	A14		
B15	REFCLKpo	REFCLKp1	A14 A15		
B16	GND	GND	A16		
B17	PETno	PERno	A17		
B18	PETpo	PERpo	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A19 A20		
B20	PETp1	PERp1	A21		
B21	GND	GND	A21 A22		
B23	PETn2	PERn2	A22 A23		
B23	PETI12 PETp2	PERp2	A23 A24		
B24 B25	GND	GND	A24 A25		
B25 B26	PETn <sub>3</sub>	PERn3	A25 A26		
			A26 A27		
B <sub>27</sub> B <sub>2</sub> 8	PETp <sub>3</sub> GND	PERp <sub>3</sub> GND			
D20		ical Key	A28		
Pag	GND	GND	A20		
B29			A29		
B30	PETn4	PERn4	A30		
B31	PETp4	PERp4 GND	A31		
B32	GND PETn5	PERn5	A32		
B33	ž –	ū	A33		
B34	PETp5	PERp5	A34		
B35	GND	GND	A <sub>35</sub>		
B36	PETn6	PERn6	A36		
B <sub>37</sub>	PETp6	PERp6	A <sub>37</sub>		
B <sub>3</sub> 8	GND	GND	A <sub>3</sub> 8		
B39	PETn <sub>7</sub>	PERn7	A39		
B40	PET <sub>P7</sub>	PER <sub>P7</sub>	A40		



B41	GND	GND	A41
B42	PRSNTBo#	PRSNTB1#	A42
	Mechan	ical Key	
B43	GND	GND	A43
B44	PETn8	PERn8	A44
B45	PETp8	PERp8	A45
B46	GND	GND	A46
B47	PETn <sub>9</sub>	PERn9	A47
B48	РЕТр9	PERp9	A48
B49	GND	GND	A49
B50	PETn10	PERn10	A50
B51	PETp10	PERp10	A51
B52	GND	GND	A52
B <sub>53</sub>	PETn11	PERn11	A53
B54	PETp11	PERp11	A54
B55	GND	GND	A55
B56	PETn12	PERn12	A56
B57	PETp12	PERp12	A57
B58	GND	GND	A58
B59	PETn <sub>13</sub>	PERn13	A59
B6o	PETp13	PERp13	A6o
B61	GND	GND	A61
B62	PETn14	PERn14	A62
B63	PETp14	PERp14	A63
B64	GND	GND	A64
B65	PETn15	PERn15	A65
B66	PETp15	PERp15	A66
B67	GND	GND	A67
B68	RFU, N/C	RFU, N/C	A68
B69	RFU, N/C	RFU, N/C	A69
B70	PRSNTB <sub>3</sub> #	RFU, N/C	A70

Rev\_o.<del>01</del>50

Table 139: Secondary Connector Pin Definition (x16) (4C)

	Side B	Side A	7 (7 -7		I
B1	+12V/+12V_AUX	GND	A <sub>1</sub>	(0	10
B <sub>2</sub>	+12V/+12V_AUX	GND	A2	e c	Se C
В3	+12V/+12V_AUX	GND	A <sub>3</sub>	Secondary Connector (x16, 140-pin add-in card)	Secondary Connector (x8, 84-pin add-in card)
B4	+12V/+12V_AUX	GND	A <sub>4</sub>	ar	ar
B5	+12V/+12V_AUX	GND	A <sub>5</sub>	Ϋ́C	Ϋ́C
B6	+12V/+12V_AUX	GND	A6	9	9
B <sub>7</sub>	BIFo#	SMCLK	A <sub>7</sub>	nec	nec
B8	BIF1#	SMDAT	A8	Ö	ğ
B9	BIF2#	SMRST#	A9	8	8
B10	PERSTo#	PRSNTA#	A10	16,	ζω,
B11	+3.3V/+3.3V_AUX	PERST1#	A11	4	-4-
B12	PWRDIS	PRSNTB2#	A12	မှ	<u> </u>
B13	GND	GND	A13	₹.	ad
B14	REFCLKno	REFCLKn1	A14	ad c	<u>a</u> .
B15	REFCLKpo	REFCLKp1	A15	<u> </u>	2
B16	GND	GND	A16	Ca	bre
B17	PETno	PERno	A16 A17	rd)	J
B18	РЕТро	PERpo	A1/ A18		
	GND	GND			
B19 B20		PERn1	A19		
B20	PETn1 PETp1		A20		
B21	GND	PERp1 GND	A21 A22		
B23	PETn2	PERn2	A23		
B24	PETp2	PERp2	A24		
B25	GND	GND	A25		
B26	PETn3	PERn3	A26		
B27	РЕТр3	PERp3	A27		
B28	GND	GND	A28		
Des	Mechar GND	nical Key GND	A		
B29			A29		
B30	PETn4	PERn4	A30		
B31	PETp4	PERp4	A31		
B32	GND	GND	A32		
B33	PETn <sub>5</sub>	PERn5	A33		
B34	PETp5	PERp5	A34		
B35	GND	GND	A35		
B36	PETn6	PERn6	A36		
B37	PETp6	PERp6	A <sub>37</sub>		
B38	GND	GND	A38		
B39	PETn7	PERn7	A39		
B40	PETp7	PERp7	A40		
B41	GND	GND	A41		
B42	PRSNTBo#	PRSNTB1#	A42		
Des		nical Key	Α		
B43	GND	GND	A43		
B44	PETn8	PERn8	A44		
B45	PETp8	PERp8	A45		
B46	GND	GND	A46		
B47	PETn9	PERn9	A47		
B48	РЕТр9	PERp9	A48		
B49	GND	GND	A49		
B50	PETn10	PERn10	A50		
B51	PETp10	PERp10	A51		



B52	GND	GND	A52	
B <sub>53</sub>	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B <sub>57</sub>	PETp12	PERp12	A57	
B <sub>5</sub> 8	GND	GND	A58	
B59	PETn13	PERn13	A59	
B6o	PETp13	PERp13	A6o	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
В70	PRSNTB <sub>3</sub> #	RFU, N/C	A70	

# 3.4 Signal Descriptions – Common

The pins shown in this section are common to both the Primary and Secondary Connectors. All pin directions are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: Pins that are only used on Primary Connector 28-pin OCP bay are defined in Section 3.5.

## 3.4.1 PCle Interface Pins

This section provides the pin assignments for the PCIe interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.o. Example connection diagrams for are shown in <a href="Figure 58 Figure 31">Figure 31</a>.

Table <u>1410</u>: Pin Descriptions – PCle 1

Signal Name	Pin #	Baseboard Direction	Signal Description
REFCLKno REFCLKpo	B14 B15	Output	PCIe compliant differential reference clock #0, and #1. 100MHz reference clocks are used for the add-in
REFCLKn1 REFCLKp1	A14 A15	Output	card PCle core logic.
'			For baseboards, the REFCLKo and REFCLK1 signals shall be available at the connector.
			For add-in cards, the required REFCLKs shall be connected per the endpoint datasheet.

			Rev_o. <del>01</del> 50
			Note: For cards that only support 1 x16, REFCLKo is used. For cards that support 2 x8, REFCLKo is used for the first eight PCle lanes, and REFCLK1 is used for the second eight PCle lanes.  Refer to Section 2.1 in the PCle CEM Specification,
			Rev 4.0 for electrical details.
PETno	B17	Output	Transmitter differential pairs [0:15]. These pins are
PETpo	B18		connected from the baseboard transmitter
PETn1	B20	Output	differential pairs to the receiver differential pairs on
PETp1	B21		the add-in card.
PETn <sub>2</sub>	B23	Output	
PETp2	B24		The PCIe transmit pins shall be AC coupled on the
PETn <sub>3</sub>	B26	Output	baseboard with capacitors. The capacitors shall be
PETp <sub>3</sub>	B27		placed next to the baseboard transmitters. The AC
PETn <sub>4</sub>	B30	Output	coupling capacitor value shall be between 176nF
PETp4	B31		(min) and 265nF (max).
PETn <sub>5</sub>	B33	Output	
PETp5	B <sub>34</sub>		For baseboards, the PET[0:15] signals are required at
PETn6	B <sub>3</sub> 6	Output	the connector.
PETp6	B <sub>37</sub>		
PETn <sub>7</sub>	B <sub>39</sub>	Output	For add-in cards, the required PET[0:15] signals shall
PETp7	B40	1	be connected to the endpoint silicon. For silicon that
PETn8	B44	Output	uses less than a x16 connection, the appropriate
PETp8	B45	1 .	PET[0:15] signals shall be connected per the
PETn9	B47	Output	endpoint datasheet.
PETp9	B48	1	
PETn10	B50	Output	Refer to Section 6.1 in the PCIe CEM Specification,
PETp10	B <sub>5</sub> 1	<u> </u>	Rev 4.0 for details.
PETn11	B <sub>53</sub>	Output	
PETp11	B <sub>54</sub>		
PETn <sub>12</sub>	B <sub>5</sub> 6	Output	
PETp12	B <sub>57</sub>		
PETn <sub>13</sub>	B <sub>59</sub>	Output	
PETp13	B6o		
PETn14	B62	Output	
PETp14	B63		
PETn <sub>15</sub>	B65	Output	
PETp15	B66		
PERno	A17	Input	Receiver differential pairs [0:15]. These pins are
PERpo	A18		connected from the add-in card transmitter
PERn1	A20	Input	differential pairs to the receiver differential pairs on
PERp1	A21		the baseboard.
PERn2	A23	Input	
PERp2	A24	1,	The PCIe receive pins shall be AC coupled on the
PERn3	A26	Input	add-in card with capacitors. The capacitors shall be
PERp3	A27	1,25	placed next to the add-in card transmitters. The AC
C	/		



PERn <sub>4</sub>	A30	Input	coupling capacitor value shall be between 176nF
PERp4	A31		(min) and 265nF (max).
PERn <sub>5</sub>	A33	Input	
PERp5	A34		For baseboards, the PER[0:15] signals are required at
PERn6	A36	Input	the connector.
PERp6	A37	·	
PERn <sub>7</sub>	A39	Input	For add-in cards, the required PER[0:15] signals shall
PERp7	A40	·	be connected to the endpoint silicon. For silicon that
PERn8	A44	Input	uses less than a x16 connection, the appropriate
PERp8	A45	·	PER[0:15] signals shall be connected per the
PERn9	A47	Input	endpoint datasheet.
PERp9	A48	'	
PERn10	A50	Input	Refer to Section 6.1 in the PCIe CEM Specification,
PERp10	A51		Rev 4.0 for details.
PERn11	A53	Input	
PERp11	A54		
PERn <sub>12</sub>	A56	Input	
PERp12	A57		
PERn13	A59	Input	
PERp13	A60		
PERn14	A62	Input	
PERp14	A63		
PERn15	A65	Input	
PERp15	A66	poc	
PERSTo#	B10	Output	PCIe Reset #o, #1. Active low.
PERST1#	A11	Corpor	The residency in 217 receive form
			When PERSTn# is deasserted, the signal shall
			indicate the applied power is within tolerance and
			stable for the add-in card.
			PERST# shall be deasserted at least 100ms after the
			power rails are within the operating limits per the
			PCIe CEM Specification. The PCIe REFCLKs shall also
			become stable within this period of time.
			PERST shall be pulled high to 3.3Vaux on the
			baseboard.
			For OCP NIC 3.0, PERST deassertion shall also
			indicate the full card power envelope is available to
			the add-in card.
			For baseboards, the PERST[o:1]# signals are
			required at the connector.
			required at the connector.

Rev\_o.<del>01</del>50

For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon.
<b>Note:</b> For cards that only support 1 x16, PERSTo# is used. For cards that support 2 x8, PERSTo# is used for the first eight PCIe lanes, and PERST1# is used for the second eight PCIe lanes.
Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.

# 3.4.2 PCIe Present and Bifurcation Control Pins

This section provides the pin assignments for the PCIe present and bifurcation control signals. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in <a href="Figure 19">Figure 19</a>.

The PRSNTA#/PRSNTB[0:3]# state shall be used to determine if a card has been physically plugged in. The BIF[0:2]# pins shall be latched before PWRDIS deassertion to ensure the correct values are detected by the system. Changing the pin states after this timing window is not allowed. Refer to the AC timing diagram in Section XXX for details.

Table <u>1511</u>: Pin Descriptions – PCle Present and Bifurcation Control Pins

Signal Name	Pin #	Baseboard Direction	Signal Description
PRSNTA#	A12	Output	Present A is used for add-in card presence and PCIe capabilities detection.
			For baseboards, this pin shall be directly connected to GND.
			For add-in cards, this pin shall be directly connected to the PRSNTB[3:0]# pins.
PRSNTBo# PRSNTB1#	B42 A42	Input	Present B [0:3]# are used for add-in card presence and PCIe capabilities detection.
PRSNTB2# PRSNTB3#	A10 B70		For baseboards, these pins shall be connected to the I/O hub and pulled up to +3.3Vaux using 1kOhm resistors.
			For add-in cards, these pins shall be strapped to PRSNTA# per the encoding definitions described in Section 3.6.
			Note: PRSNTB3# is located at the bottom of the 4C connector and is only applicable for add-in cards with a PCIe width of x16 (or greater). Add-in cards that



			implement a 2C card edge do not use the PRSNTB3# pin for capabilities or present detection.
BIFo# BIF1#	A7 A8	Output	Bifurcation [0:2]# pins allow the baseboard to force configure the add-in card bifurcation.
BIF2#	A9		For baseboards, these pins shall be outputs driven from the baseboard I/O hub and allow the system to force configure the add-in card bifurcation. The baseboard may optionally tie the BIF[0:2]# signals to 3.3Vaux or to ground per the definitions are described in Section 3.6 if no dynamic bifurcation configuration is required.
			For add-in cards, these signals shall connect to the endpoint bifurcation pins if it is supported.
			Note: the required combinatorial logic output for endpoint bifurcation is dependent on the specific silicon and is not defined in this specification.

Baseboard

PRSNTB#

PRSNTBO#
PRSNTBO#
PRSNTBD#
PRSNTBD#
PRSNTBD#
PRSNTBD#
PRSNTBD#
PRSNTBD#
PRSNTBD#
PRSNTBD#
PRSNTBD#
PRSNTBB#
PRSNTBB#
PRSNTBB#
PRSNTBB#

Figure 4619: PCIe Present and Bifurcation Control Pins

# 3.4.3 SMBus Interface Pins

This section provides the pin assignments for the SMBus interface signals. The AC/DC specifications are defined in the SMBus 2.0 and  $I^2C$  bus specifications. An example connection diagram is shown in Figure XXX.

Table <u>1612</u>: Pin Descriptions – SMBus

Signal Name	Pin#	Baseboard Direction	Signal Description
SMCLK	A <sub>7</sub>	Output, OD	SMBus clock. Open drain, pulled up to 3.3Vaux on the baseboard.
			For baseboards, the SMCLK from the platform SMBus master shall be connected to the connector.
			For add-in cards, the SMCLK from the endpoint silicon shall be connected to the card edge gold fingers.
SMDAT	A8	Input / Output, OD	SMBus Data. Open drain, pulled up to 3.3Vaux on the baseboard.
			For baseboards, the SMDAT from the platform SMBus master shall be connected to the connector.
			For add-in cards, the SMDAT from the endpoint silicon shall be connected to the card edge gold fingers.
SMRST#	A9	Output, OD	SMBus reset. Open drain.
			For baseboards, this pin shall be pulled up to 3.3 Vaux. The SMRST pin may be used to reset optional downstream SMBus devices (such as temperature sensors). The SMRST# implementation shall be mandatory for baseboard implementations.
			For add-in cards, SMRST# is optional and is dependent on the add-in card implementation.

# 3.4.4 Power Supply Pins

This section provides the pin assignments for the power supply interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and amended in Section 3.10. An example connection diagram is shown in Figure 47Figure 20.

Table <u>1713</u>: Pin Descriptions – Power

Signal Name	Pin #	Baseboard Direction	Signal Description
GND	Various	GND	Ground return; a total of 46 ground pins are on the main 140-pin connector area.
+12V/+12V_AUX	B1, B2, B3, B4, B5, B6	Power	12V main or 12V Aux power; total of 6 pins per connector. The 12V pins shall be rated to 1.1A per pin with a maximum derated power delivery of 8oW.

 $\textbf{Commented [TN11]:} \ \mathsf{Comment} \ \mathsf{from} \ \mathsf{Hemal} \ \mathsf{Shah}:$ 


We should not mandate SMRST# for baseboard implementations as downstream devices are optional and SMBus 2.0 does not require this signal.

**Commented [NT12R11]:** It is important for a baseboard to always implement this signal. This allows for add-in cards that may optionally use it. The baseboard routing impact is negligible.



			The +12V power pins shall be within the rail tolerances as defined in Section 3.10 when the PWRDIS pin is driven low by the baseboard.
+3.3V/3.3V_AUX	B11	Power	3.3V main or 3.3V Aux power; total of 1 pin per connector. The 3.3V pin shall be rated to 1.1A for a maximum derated power delivery of 3.63W.  The 3.3Vaux/main power pin shall be within the rail
			tolerances as defined in Section 3.10 when the PWRDIS pin is driven low by the baseboard.
PWRDIS	B12	Output, O/D	Power disable. Active high. Open-drain
			This signal shall be pulled up to 3.3V through a 10kOhm resistor on the baseboard.
			When high, all add-in card supplies shall be disabled.
			When low, add-in card supplies shall be enabled.

Figure <u>47<del>20</del></u>: Example Power Supply Topology



# 3.4.5 Miscellaneous Pins

This section provides the pin assignments for the miscellaneous interface signals.

Table <u>1844</u>: Pin Descriptions – Miscellaneous 1

			The state of the s
Signal Name	Pin #	Baseboard	Signal Description
		Direction	

Rev\_o.<del>01</del>50

RFU, N/C	B68,	Input /	Reserved future use pins. These pins shall be left as
	B69,	Output	no connect.
	A68,		
	A69, A70		

# 3.5 Signal Descriptions – OCP Bay (Primary Connector)

The following section describes the functions in the Primary Connector 28-pin OCP bay. This 28-pin bay is shown in Section 03-3 and have pin numbers designated as OCP\_B[1:14], and OCP\_A[1:14]. All pin directions on this OCP bay are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

**Note:** The pins that are common to both the Primary and Secondary Connectors are defined in Section 3.4.

## 3.5.1 PCIe Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the PCle interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in Section XXX. An example connection diagram that shows REFCLK2, REFCLK3, PERST2# and PERST3# is shown in Section 03-7.

Table 1915: Pin Descriptions – PCle 2

			al la l
Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn2	OCP_B <sub>11</sub>	Output	PCIe compliant differential reference clock #2, and
REFCLKp2	OCP_B <sub>12</sub>		#3. 100MHz reference clocks are used for the add-in
REFCLKn <sub>3</sub>	OCP_A <sub>11</sub>	Output	card PCIe core logic.
REFCLKp3	OCP_A <sub>12</sub>		
			For baseboards, the REFCLK2 and REFCLK3 signals
			are required at the Primary connector.
			For add-in cards, the required REFCLKs shall be
			connected per the endpoint datasheet.
			Note: REFCLK2 and REFCLK3 are not used for cards
			that only support a 1 x16, 1 x8 or 2 x8 connection.
			that only support a 1x10, 1x0 of 2x0 conficction.
			Refer to Section 2.1 in the PCIe CEM Specification,
			Rev 4.0 for details.
PERST <sub>2</sub> #	OCP_A1	Output	PCIe Reset #2, #3. Active low.
PERST <sub>3</sub> #	OCP_A <sub>2</sub>	-	
			When PERSTn# is deasserted, the signal shall
			indicate the applied power is within tolerance and
			stable for the add-in card.
			PERST# shall be deasserted at least 100ms after the
			power rails are within the operating limits per the



			PCIe CEM Specification. The PCIe REFCLKs shall also become stable within this period of time.  PERST shall be pulled high to 3.3Vaux on the baseboard.  For OCP NIC 3.0, PERST deassertion shall also indicate the full card power envelope is available to the add-in card.  For baseboards, the PERST[0:1]# signals are required at the connector.  For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon.  Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.  Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.
WAKE#	OCP_A <sub>3</sub>	Input, OD	WAKE#. Open drain. Active low.  This signal shall be driven by the add-in card to notify the baseboard to restore PCle link. For add-in cards that support multiple WAKE# signals, their respective WAKE# pins may be tied together as the signal is open-drain to form a wired-OR.  For baseboards, this signal shall be pulled up to +3.3V on the baseboard with a 1okOhm resistor. This signals shall be connected to the system WAKE# signal.  For add-in cards, this signal shall be directly connected to the endpoint silicon WAKE# pin(s).  Refer to Section 2.3 in the PCle CEM Specification, Rev 4.0 for details.

Rev\_0.<del>01</del>50

## 3.5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the NC-SI over RBT interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in the NC-SI specification. An example connection diagram is shown in <a href="Figure 48">Figure 24</a>.

Table <u>20</u>16: Pin Descriptions – NC-SI Over RBT

Ciamal Name		1	Scriptions – NC-Si Over RB1
Signal Name	Pin #	Baseboard Direction	Signal Description
RBT_CLK_IN	OCP_A14	Output	Reference clock input. Synchronous clock reference for receive, transmit and control interface. The clock shall have a nominal frequency of 50MHz ±100ppm.  For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the Primary connector OCP bay. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor.  For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_CRS_DV	OCP_B14	Input	Carrier sense/receive data valid. This signal is used to indicate to the baseboard that the carrier sense/receive data is valid.  For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down resistor.  For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_RXD0 RBT_RXD1	OCP_B9 OCP_B8	Input	Receive data. Data signals from the network controller to the BMC.  For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the

**Commented [HS13]:** Make this table consistent with DSP0222. For additional specification information, please refer to DSP0222 in the description.

http://opencompute.org



			baseboard does not support NC-SI over RBT, then this signal shall be terminated to 3.3Vaux through a 100kOhm pull-up.  For add-in cards, this pin shall be connected between the gold finger and the RBT_RXD[0:1] pins on endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_TX_EN	OCP_A <sub>7</sub>	Output	Transmit enable.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor to ground on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to ground through a 100kOhm pull down.
			For add-in cards, this pin shall be connected between the gold finger to the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_TXDo RBT_TXD1	OCP_A9 OCP_A8	Output	Transmit data. Data signals from the BMC to the network controller.
			For baseboards, this pin shall be connected between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the baseboard does not support NC-SI over RBT, then this signal shall be terminated to 3.3Vaux through a 100kOhm pull-up.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_TXD[o:1] pins on the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_ARB_OUT	OCP_A <sub>5</sub>	Output	NC-SI hardware arbitration output. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_IN signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_OUT to the RBT_ARB_IN pin of the next NC-SI capable

			Rev_0. <del>01</del> <u>5</u> ₽
			device in the ring, or back to the RBT_ARB_IN pin of the source device if there is a single device on the ring.
			For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_IN pin.
			For add-in cards, this pin shall be connected from the gold finger to the RBT_ARB_IN pin on the endpoint silicon. This pin shall be left as a no connect if NC-SI is not supported.
RBT_ARB_IN	OCP_A4	Input	NC-SI hardware arbitration input. This pin shall only be used if the endpoint silicon supports hardware arbitration. This pin shall be connected to the RBT_ARB_OUT signal of an adjacent device in the hardware arbitration ring.
			The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_IN to the RBT_ARB_OUT pin of the next NC-SI capable device in the ring, or back to the RBT_ARB_OUT pin of the source device if there is a single device on the ring.
			For baseboards, this pin shall be connected between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, this signal shall be directly connected to the RBT_ARB_OUT pin.
			For add-in cards, this pin shall be connected between the gold finger to the RBT_ARB_OUT pin on the endpoint silicon. Leave this pin as a no connect if NC-SI is not supported.
SLOT_ID	OCP_B <sub>7</sub>	Output	NC-SI Address pin. This pin shall only be used if the end point silicon supports package identification.
			For baseboards, this pin shall be used to identify the slot ID value. This pin shall be directly to GND for SlotID = 0. This pin shall be pulled up to 3.3Vaux for SlotID = 1.
			For add-in cards, this pin shall be connected to the endpoint device GPIO associated with the Package ID[1] field. Refer to Section 4.9.1 and the device datasheet for details.



For add-in cards with multiple endpoint devices, the SLOT\_ID pin may be used to configure a different Package ID value so long as the resulting combination does not cause addressing interferences.


For endpoint devices without NC-SI support, this pin shall be left as a no connect on the add-in card.

| South | Sout

Figure <u>48</u>21: NC-SI Over RBT Connection Example – Single Primary Connector

Rev\_0.<del>01</del>50

Figure 4922: NC-SI Over RBT Connection Example – Dual Primary Connector



**Note 1:** For baseboard designs with a single Primary Connector, connect ARB\_IN to ARB\_OUT to complete the NC-SI hardware arbitration ring. For designs with multiple Primary Connectors, connect ARB\_IN and ARB\_OUT to an analog mux to complete the NC-SI arbitration ring based on the number of cards installed in the system. An example dual Primary Connector implementation is shown in



# Figure 49Figure 22.

**Note 2:** For add-in cards with two discrete endpoint silicon, the Package ID[0] bit shall be statically set based on its silicon instance. For example, the figure above shows Network Silicon #0 and Network Silicon #1. Network Silicon #0 has Package ID[0] = ob0, Network Silicon #1 has Package ID[0] = ob1.

Rev\_0.<del>01</del>50

# 3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the Scan Bus interface signals on the Primary Connector OCP Bay. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in <a href="Figure 23">Figure 23</a>.

Table 2117: Pin Descriptions – Scan Chain

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
CLK	OCP_B6	Output	Scan clock. The CLK is an output pin from the baseboard to the add-in card. The CLK may run up to 12.5MHz.  For baseboard implementations, the CLK pin shall be
			connected to the Primary Connector. The CLK pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the CLK pin shall be connected to Shift Registers o & 1, and optionally connected to Shift Registers 2 & 3 (if implemented) as defined in the text and Figure 50 Figure 23, below. The CLK pin shall be pulled up to 3.3 Vaux through a 1kOhm resistor.
DATA_OUT	OCP_B <sub>5</sub>	Output	Scan clock data output from the baseboard to the add-in card. This bit stream is used to shift in NIC configuration data.
			For baseboard implementations, the DATA_OUT pin shall be connected to the Primary Connector. The DATA_OUT pin shall be tied directly to GND if the scan chain is not used.
			For NIC implementations, the DATA_OUT pin may be left floating if it is not used for add-in card configuration. The DATA_OUT pin shall be pulled up to 3.3 Yaux through a 1kOhm resistor.
DATA_IN	OCP_B4	Input	Scan clock data input to the baseboard. This bit stream is used to shift out NIC status bits.
			For baseboard implementations, the DATA_IN pin shall be pulled up to 3.3Vaux through a 1okOhm resistor to prevent the input signal from floating if a card is not installed. This pin may be left as a no connect if the scan chain is not used.
			For NIC implementations, the DATA_IN scan chain is required. The DATA_IN pin shall be connected to



			Shift Registers o & 1, as defined in the text and
			Figure 50Figure 23.
LD#	OCP_B <sub>3</sub>	Output	Scan clock shift register load. Used to latch
			configuration data on the add-in card.
			For baseboard implementations, the LD# pin shall be
			pulled up to 3.3 Vaux through a 1kOhm resistor if the
			scan chain is not used to prevent the add-in card
			from erroneous data latching.
			For NIC implementations, the LD# pin
			implementation is required. The LD# pin shall be
			connected to Shift Registers o & 1 as defined in the
			text and <u>Figure 50</u> Figure 23. The LD# pin shall be
			pulled up to 3.3 Vaux through a 1kOhm resistor.

The scan chain provides side band status indication between the add-in card and the baseboard. The scan chain bit definition is defined in the two tables below. The scan chain data stream is 32-bits in length for both the DATA\_OUT and the DATA\_IN streams. The scan chain implementation is optional on the host, but is mandatory on all OCP NIC 3.0 cards. The scan chain components operates on the 3.3 Yaux power domain.

The DATA\_OUT bus is an output from the host. The DATA\_OUT bus provides initial configuration options to the add-in card. At the time of this writing, the default implementation does not use the DATA\_OUT stream and is not implemented on the NIC. However, all baseboard systems that implement the Scan Chain shall connect DATA\_OUT between the platform and the Primary Connector for future-proofing NIC implementations and subsequent revisions of this specification.

Table 2218: Pin Descriptions – Scan Chain DATA\_OUT Bit Definition

			<del>-</del>
Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.[07]	RSVD	oboooooo	Reserved. Byte o value is ohoo.
1.[07]	RSVD	ohoo	Reserved. Byte 1 value is ohoo.
2.[07]	RSVD	ohoo	Reserved. Byte 2 value is ohoo.
3.[07]	RSVD	ohoo	Reserved. Byte 3 value is ohoo.

The DATA\_IN bus is an input to the host and provides NIC status indication. The default implementation is completed with two 8-bit 74LV165 parallel in to serial out shift registers in a cascaded implementation. Up to four shift registers may be implemented to provide additional NIC status indication to the host platform.

DATA\_IN shift registers o & 1 shall be mandatory for scan chain implementations. DATA\_IN shift registers 2 & 3 are optional depending on the card type and fields being reported to the host. DATA\_IN shift register 2 may be used to indicate future definitions of the scan chain bit stream. DATA\_IN shift registers 3 (in conjunction with shift register 2) are required for reporting link/activity indication on card implementations with 5-8 ports.

**Commented [TN14]:** Need to discuss this (see Hamel's comment in prior sections regarding making the scan chain mandatory on the AIC)

The host should read the DATA\_IN bus multiple (TBD) times to qualify the incoming data stream.

A  ${\tt 1kOhm}$  pull up resistor shall be implemented on the NIC to the SER input of the last shift register on the DATA\_IN scan chain to maintain a default bit value of ob1 for unused bits for implementations using less than four shift registers.

Table 2319: Pin Descriptions – Scan Bus DATA\_IN Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.0	PRSNTB[o]#	obX	PRSNTB[3:0]# bits shall reflect the same state as
0.1	PRSNTB[1]#	obX	the signals on the Primary Connector.
0.2	PRSNTB[2]#	obX	
0.3	PRSNTB[3]#	obX	
0.4	WAKE_N	obX	PCIe WAKE_N signal shall reflect the same state as
			the signal on the Primary Connector.
0.5	TEMP_WARN	obo	Temperature monitoring pin from the on-card
			thermal solution. This pin shall be asserted high
			when temperature sensor exceeds the
			temperature warning threshold.
0.6	TEMP_CRIT	obo	Temperature monitoring pin from the on-card
			thermal solution. This pin shall be asserted high
			when temperature sensor exceeds the
			temperature critical threshold.
0.7	FAN_ON_AUX	obo	When high, FAN_ON_AUX shall request the
			system fan to be enabled for extra cooling in the S
			state.
1.0	LINK_ACTo	ob1	Port o3 link/activity indication. Active low.
1.1	LINK_ACT1	ob1	
1.2	LINK_ACT2	ob1	obo – Link LED is illuminated on the host platform.
1.3	LINK_ACT3	ob1	ob1 – Link LED is not illuminated on the host
			platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port. The
			blink rate should blink low for 50-500ms during
			activity periods.
			Off = the physical link is down or disabled
1.4	SPEED Ao	ob1	Port o3 speed A (max rate) indication. Active low.
1.5	SPEED_A1	ob1	
1.6	SPEED_A2	ob1	obo – Port is linked at maximum speed.
1.7	SPEED_A3	ob1	ob1 – Port is not linked at the maximum speed or
•			no link is present.
2.0	ScanChainVer[o]	ob1	ScanChainVer[1:0] shall be used to indicate the
2.1	ScanChainVer[1]	ob1	scan chain bit definition version. The encoding
			shall be as follows:



			ob11 – Scan chain bit definitions version 1 corresponding to OCP NIC 3.0 version 1.0.
			All other encoding values shall be reserved.
2.2	RSVD	ob1	Byte 2 bits [2:7] are reserved. These bits shall
2.3	RSVD	ob1	default to the value of ob1. These bits may be used
2.4	RSVD	ob1	in future versions of the scan chain.
2.5	RSVD	ob1	
2.6	RSVD	ob1	
2.7	RSVD	ob1	
3.0	LINK_ACT4	ob1	Port 47 link/activity indication. Active low.
3.1	LINK_ACT5	ob1	
3.2	LINK_ACT6	ob1	obo – Link LED is illuminated on the host platform.
3.3	LINK_ACT7	ob1	ob1 – Link LED is not illuminated on the host platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port. The
			blink rate should blink low for 50-500ms during
			activity periods.
			Off = the physical link is down or disabled
3.4	SPEED_A4	ob1	Port 47 speed A (max rate) indication. Active low.
3.5	SPEED_A <sub>5</sub>	ob1	
3.6	SPEED_A6	ob1	obo – Port is linked at maximum speed.
3.7	SPEED_A <sub>7</sub>	ob1	ob1 – Port is not linked at the maximum speed or no link is present.

# Open Compute Project • NIC • 3.0 Rev\_0.<del>01</del>50 Figure 5023: Scan Bus Connection Example Host PLD 74LV594 SRCLK SRCLRn CLK (12.5MHz 74LV165#0 74LV165#1 LINK\_ACTO (Active Low= ON, defaut 0b1) LINK\_ACTI (Active Low= ON, defaut 0b1) SPEED (Active Low= ON, defaut 0b1) SER SEF 74LV165#3

# 3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)

SER

67



This section provides the miscellaneous pin assignments for the pins on the Primary Connector OCP Bay. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and Section 3.12. An example connection diagram is shown in Figure XXX.

Table <u>24</u>20: Pin Descriptions – Miscellaneous 2

Signal Name	Pin #	Baseboard	Signal Description
_		Direction	
PWRBRK#	OCP_B2	Output, OD	Power break. Active low, open drain.
			This signal shall be pulled up to 3.3Vaux on the add-in card with a minimum of 95kOhm. The pull up on the baseboard shall be a stiffer resistance inorder to meet the timing specs as shown in the PCIe CEM Specification.
			When this signal is driven low by the baseboard, the Emergency Power Reduction State is requested. The add-in card shall move to a lower power consumption state.
NIC_PWR_GOOD	OCP_B1	Input	NIC Power Good. Active high. This signal is driven by the add-in card.
			When high, this signal shall indicate that all of the add-in card power rails are operating within nominal tolerances.
			When low, this signal shall indicate that the add-in card power supplies are not yet within nominal tolerances or are in a fault condition.
			For baseboards, this pin may be connected to the platform I/O hub as a NIC power health status indication. This signal shall be pulled down to ground with a 100kOhm resistor on the baseboard to prevent a false power good indication if no addin card is present.
			For add-in cards this signal shall indicate the add-in card power is "good". This signal may be implemented by a cascaded power good or a discrete power good monitor output.
GND	OCP_A6 OCP_A10 OCP_A13 OCP B10	GND	Ground return; a total of 5 ground pins are on the OCP bay area.

#### 3.6 PCIe Bifurcation Mechanism

OCP3.0 baseboards and add-in cards support multiple bifurcation combinations. Single socket baseboards with a single or multiple root ports, as well as a multi-socket baseboards with a single or multiple root ports are supported. The bifurcation mechanism also supports add-in cards with a single or multiple end points. These features are accomplished via I/O pins on the Primary and Secondary connector:

- PRSNTA#, PRSNTB[3:0]#. The PRSNTA# pin shall connect to the PRSNTB# pins as a hard coded value on the add-in card. The encoding of the PRSNTB[3:0]# pins allows the baseboard to determine the PCle Links available on the add-in card.
- PIF[3:0]#. The BIF# pin states shall be controlled by the baseboard to allow the baseboard to override the default end point bifurcation for silicon that support bifurcation. Additional combinatorial logic is required and is specific to the card silicon. The combinatorial logic is not covered in this specification. The BIF[3:0]# pins may optionally be hardcoded for baseboards that do not require a dynamic bifurcation override.

A high level bifurcation connection diagram is shown in Figure 51 Figure 24.

BIFO#
BIF1#
BIF2#

PRSNTB0#
PRSNTB1#
PRSNTB1#
PRSNTB2#
PRSNTB3#

PRSNTB3#

Network Silicon

EP Bifurcation Control
Pin(s)

PRSNTB0#
PRSNTB1#
PRSNTB2#
PRSNTB3#

Figure 5124: PCIe Bifurcation Pin Connections Support



#### 3.6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)

The add-in card to baseboard configuration mechanism consists of four dual use pins (PRSNTB[3:0]#) on the add-in card and a grounded PRSNTA# pin on the baseboard. These pins provide card presence detection as well as mechanism to notify the baseboard of the pre-defined PCle lane width capabilities. The PRSNTB[3:0]# pins are pulled up to 3.3Vaux on the baseboard and are active low signals. A state of obilil indicates that no card is present in the system. Depending on the capabilities of the add-in card, a selection of PRSNTB[3:0]# signals may be strapped to the PRSNTA# signal and is pulled low by the baseboard. The encoding of the PRSTNB[3:0]# bits is shown in Table 25Table 21 for x16 and x8 PCle cards.

#### 3.6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)

Three signals (BIF[2:0]#) are driven by the baseboard to notify requested bifurcation on the add-in card silicon. This allows the baseboard to set the lane configuration on the add-in card that supports multiple bifurcation options.

For example, a baseboard that has four separate hosts that support a 4 x4 connection, should appropriately drive the BIF[2:0]# pins per <u>Table 25</u> and indicate to the add-in card silicon to setup a 4 x4 configuration.

As previously noted, the BIF[2:0]# signals require additional combinatorial logic to decode the BIF[2:0]# value and appropriately apply it to the end-point silicon. The combinatorial logic is not covered in the specification as its implementation is specific to the vendor silicon used.

#### 3.6.3 PCIe Bifurcation Decoder

The combination of the PRSNTB[3:0]# and BIF[2:0]# pins deterministically sets the PCIe lane width for a given combination of baseboard and add-in cards. <u>Table 25Table 21</u> shows the resulting number of PCIe links and its width for known combinations of baseboards and add-in cards.

\*Note: The baseboard must disable PCIe lanes during the initialization phase if the number of detected PCIe links are greater than what is supported on the baseboard to prevent a nondeterministic solution. For example, if the baseboard only supports a 1 x16 connection, and the add-in card only supports a 2 x8 connection, the baseboard must disable PCIe lanes 8-15 to prevent any potential LTSSM issues during the discovery phase.

Table 2521: PCle Bifurcation Decoder for x16 and x8 Card Widths

Network Card - Supported PC								Cition	DOLLD DOLLD			
Network Card - Supported PC		Host	1 Host	Host	Host	1 Host	1 Host	1300	HOVE	2 Hosts	4 Hosts	4 or 8 Hosts
Network Card - Supported PC		Host CPU Sockers	1 Upstream Socket   1 Upstream Socket	1 Upstream Socket		1 Upstream Socket 2 Upstream Sockets 4 Upstream Sockets	4 Upstream Sockets	RSVD		RSVD 2 Upstream Sockets 4 Upstream Sockets (1 Socket per Host) (1 Socket per Host)	4 Upstream Sockets (1 Socket per Host)	4/8 Upstream Sockets (1 Socket per Host)
	Network Card - Supported PCIe Configurations	Total PCle Links	1Link (No Bifurcation)	1 or 2 Links	1, 2, or 4 Links	2 Links	4 Links	RSVD	HSVD	2 Links	4 Links	4 or 8 x2 links
		System Support	72	1x16, 1x8, 1x4, 1x2, 1x1	1x16,1x8,1x4,1x2,1x1 1x16,1x8,1x4,1x2,1x1	1x8,1x4,1x2,1x1		BSVD	HSVD			
				2x8,2x4,2x2,2x1	2x8,2x4,2x2,2x1	2x8,2x4,2x2,2x1				2x8,2x4,2x2,2x1		
Hinimum					4×4,4×2,4×1		4 x4, 4 x2, 4x1				4×4,4×2,4×1	4×2,4×1
Pe		System Encoding	00090	00090	00090	00001	00010	11090	00190	10190	01110	06111
Card Card Short x16 Cards		Add-in-Card Encoding										
Mame												
a ivorPresent La			HOVU - Laid not present in the system	1.00 the system	0,1	1.0	7.7			1.0	1.7	1.0
148	NO, 184, 182, 181	2	2	2	2	(Socket 0 only)	(Socket 0 only)			(Host () only)	(Host 0 only)	(Host 0 only)
4	1x4, 1x2, 1x1	0b1 <b>110</b>	Ž.	<del>*</del>	<del>7.</del>	1x4 (Socker) only)	1x4 (Socker Donki)			1x4 (Host Doolu)	1x4 (Host Donlis)	1x2 (Host Doolu)
	1x2,1x1	0b1110	142	142	142	1x2	1x2			142	142	1x2
202 14/2						(Socket 0 only)	(Socket 0 only)			(Host 0 only)	(Host 0 only)	(Host 0 only)
2	<u> </u>	0P1110	Ξ.	Ξ	3	1x1 (Socket 0 only)	1x1 (Socker Donly)			1x1 (Host Donly)	1x1 (Host 0 only)	1sd (Host Donly)
2C 1x8 Dation B 2x4, 2x2, 2x1	ē	0b1101	84	8%	9%1	1x8 (Socket 0 only)	2×4			1x8 (Host 0 only)	2x4	2 x/2 (Host 0 & 1 only)
2x8,2x4,2x2,	2×1	061101	188.	2×8	2 x8	2×8	4×4			2.48	4×4	2x2 (Host 0.8.1 cmlul
		0b1100	1%8	2×4	2×4	1x8	2×4		,	1%8	2×4	4×2
2C 1x8 Option D 41	2 x4, 1x8 Option D   4 x2 (First 8 lanes), 4 x1					(Socket 0 only)				(Host 0 only)		
2 2		0b11 <b>00</b>	1×16	1×16	1×16	2×8	4×4			2.48	4×4	4×2
4C 1x16 Option D 41	First 8 lanes), 4 x1	08:001	DSID. The amorphics of (MTH) is received A to be intelligence amorphic base and DDSMTA and DDSMTA? Air or consider motiving a model function also	Office and distriction	in the second second	CBTWDGD Pro OTNOCH	and a pinor of circ	- identifica	dien			
000	2004		DOOD INCOME OF THE	Digital Stepender and Co.	animoral spacing persea	ZOINCHING BIRCHING	pincopionae positive cal	TION IN	- Britis	7	7.0	0.0
2 %4		n n n	ţ	t × 7	#X.7	(Socket 0 only)	<b>5</b> %7			(Host 0 only)	\$ 7	CHost 0 & Tonly)
BSVD	RSVD for future x8 encoding   0b1001	061001						,				
RSVD RSVD R8	RSVD for future x8 encoding   0b1000	001000						-				
1,46	1x16,1x8,1x4,1x2,1x1	₩044	1×16	1×16	1×16	1x8 (Socket Donly)	1x4 (Socket 0 only)			1x8 (Host 0 only)	1x4 (Host 0 only)	1x2 (Host 0 only)
2 x8 Dption A		0110	1×8*	2 ×8	2 x8	2×8	2 x4 (Sooket 0 & 2 only)			2 %	2 x4 (Host 0 & 2 only)	1x2 (Host 0 & 1 only)
1x16 Option B 21	1x16.1x8,1x4,1x2,1x1 1x16.0ption B   2x8,2x4,2x2,2x1	000101	1x16	1×16	1x16	2×8	2 x4 (Socket 0 & 2 only)			2 x8	2x4 (Host 0&2 only)	2 n/2 (Host 0 & 1 only)
1x16,1x8,1x4 2x8,2x4,2x2, 4C 1x16 Design C 4x4,4x2,4x1	1x16,1x8,1x4 2x8,2x4,2x2,2x1 4x4,4x2,4x1	0P01 <b>00</b>	1×16	1×16	1×16	2 x8	\$×\$			2%8	4%4	2x2 (Host 0 & Tonly)
å	4x4,4x2,4x1	0b0 <b>011</b>	184.	2%4.	4×4	2x4 (EP 0 and 2 only)	4×4		,	2x4 (EP 0 and 2 only)	4×4	4 x2 (Host 0 & 1 only)
BSVD		000010										
HSVD	HSVD	000001						-				
		0000090										



#### 3.6.4 Bifurcation Detection Flow

## [Need input and clarification from system vendors]

The following detection flow shall be used to determine the resulting link count and lane width based on the baseboard and add-in card configurations.

- 1. The baseboard shall read the state of the PRSNTB[3:0]# pins. An add-in card is present in the system if the resulting value is not ob1111.
- 2. Firmware determines the add-in card PCIe lane width capabilities per <u>Table 25</u>Table 21 by reading the PRSNTB[3:0]# pins.
- 3. The baseboard reconfigures the PCIe bifurcation on its ports to match the highest common lane width and lowest common link count on the card.
- 4. For cases where the baseboard request a link count override (such as requesting a 4-host baseboard requesting 4 x4 operation on a supported card that would otherwise default to a 2 x8 case), the BIF[o:2]# pins shall be asserted as appropriate. Asserting the BIF[o:2]# pins assumes the add-in card supports the requested link override.
- 5. PERST# shall be deasserted after the >100ms window as defined by the PCIe specification. Refer to Section 3.12 for timing details.

#### 3.6.5 PCIe Bifurcation Examples

For illustrative purposes, the following figures show several common bifurcation permutations.

#### Figure 52

Figure 25 illustrates a single host baseboard that supports x16 with a single controller add-in card that also supports x16. The PRSTNB[3:0]# state is obo111. The BIF[2:0]# state is obo00 as there is no need to instruct the end-point network controller to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16. The single host baseboard determines that it is also capable of supporting 1 x16. The resulting link width is 1 x16.




Figure 5225: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)

Figure 53 Figure 26 illustrates a single host baseboard that supports 2 x8 with a single controller add-in ard that also supports 2 x8. The PRSTNB[3:0]# state is obo110. The BIF[2:0]# state is ob111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The single host baseboard determines that it is also capable of supporting 2 x8. The resulting link width is 2 x8.

Figure 5326: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)






Figure 54 Figure 27 illustrates a four host baseboard that supports 4 x4 with a single controller add-in card that supports 1 x16, 2 x8 and 4 x4. The PRSTNB[3:0]# state is oboo11. The BIF[2:0]# state is ob101 as the end point network controller is forced to bifurcate to 4 x4. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16, 2 x8 and 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.

Figure 5427: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)




Figure 55Figure 28 illustrates a four host baseboard that supports 4 x4 with a four controller add-in card that supports 4 x4. The PRSTNB[3:0]# state is oboo11. The BIF[2:0]# state is ob111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.

Figure 5528: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)






Figure 56Figure 29 illustrates a single host baseboard that supports 1 x16 with a dual controller add-in card that supports 2 x8. The PRSTNB[3:0]# state is obo110. The BIF[2:0]# state is ob111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The four host baseboard determines that it is capable of 1x 16, but down shifts to 1 x8. The resulting link width is 1 x8 and only on endpoint o.

2 x8 Add-in Card (Dual Controller) Network Silicon Single Host (1 x8)Root Complex PRSNTA# (1 x16) REFCLKO **REFCLKO** PERSTO# PERSTO# PER[0:7] PET[0:15] PET[0:7] PER[0:15] WAKE# disabled WAKE# Network Silicon Connector Boundary (1 x8)REFCLK0 The second x8 EP#1  $sup\,ported\,o\,n$ (x8) PER[0:7] this host. PET[0:7] WAKE# EP Bifurcation Control [2:0]=0b111 BIF1# Gate Pin(s) (N/A for 2 x8 BIF2# only cards) PRSNTBO# PRSNTB0# PRSNTB1# PRSNTB1# PRSNTB2# PRSNTB2# PRSNTB3# PRSNTB3# [3:0]=0b0110

Figure 5629: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)



### 3.7 PCIe Clocking Topology

The OCP NIC 3.0 specification allows for up to four PCIe REFCLKs on the Primary Connector and up to two PCIe REFCLKs on the Secondary Connector. In general, the association of each REFCLK is based on the PCIe Link number on a per connector basis and is shown in <a href="Table 26">Table 26</a>. Cards that implement both the Primary and Secondary connectors have a total of up to 6 REFCLKs.

	10010 202211 010 010	
REFCLK #	Description	Availability (Connector)
REFCLKo	REFCLK associated with Link o.	Primary and Secondary Connectors.
REFCLK1	REFCLK associated with Link 1.	Primary and Secondary Connectors.
REFCLK <sub>2</sub>	REFCLK associated with Link 2.	Primary Connector only.
REFCLK <sub>3</sub>	REFCLK associated with Link 3.	Primary Connector only.

Table 2622: PCIe Clock Associations

For each add-in card, the following REFCLK connection rules must be followed:

- For a 1 x16 capable add-in card, REFCLKo shall be used for lanes [0:15].
- For a 2 x8 capable add-in card, REFCLKo shall be used for lanes [0:7] and REFCLK1 shall be used for lanes [8:15].
- For a 4 x4 capable add-in card, REFCLKo shall be used for lanes [0:3], REFCLK1 shall be used for lanes [4:7], REFCLK2 shall be used for lanes [8:11] and REFCLK3 shall be used for lanes [12:15]. Pins for REFCLK2 and REFCLK3 are described in Section 3.5.1 and are located on the 28-pin OCP bay.

Figure 5730: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards





Figure 5831: PCIe Interface Connections for a 4 x4 Add-in Card



### 3.8 PCIe Bifurcation Results and REFCLK Mapping

For the cases where the baseboard and add-in card bifurcation are permissible, this section enumerates all of the supported PCle link, lane and REFCLK mappings for each supported configuration. The bifurcation decoder is shown in Section 3.6.3.



# Table 2723: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=obooo)

Single	Host, Single Up:	Single Host, Single Uperream Socket, One Uperream Link, no bifurcation	no bifurcation		1x16, 1x8, 1x4, 1x2, 1																		
S S	Min Card Card Short Width Hanc	Supported Bifurcation Add-in-Card rt Modes Encoding PRSMTB130#	· #	Host	Host Upstream Derices	Upstream	BIF[2:0]	Restition ink Lase 0 Lase 1 Lase 2 Lase 3 Lase 4 Lase 5 Lase 8 Lase 9 Lase 10 Lase 11 Lase 12 Lase 13 Lase 14 Lase 5	0 96	1 3461	2	, e	2	2	9	2	6 158	60	T and	13 12 12	13	2	2
Qu.	Mot Propent	Card Not Present	061111	1 Hoot	1 Upptream Socket	ш	00000																
ပ္လ			051110	1Host	1 Upstream Socket	1 Link	00090	1x8	Link 0,	Lane 1	Link 0, Li	Link O, Lir Lane 3 La	Link 0, Lin	Link O, Lin Lane 5 Lar	Link O, Link O, Lanc 6 Lanc 7	o ==							
l S	- 2	1x4,1x2,1x1	051110	1Hoot	1 Upstream Socket	1 Link	00090	1×4	Linko,	-					_								
S	- CX	122,131	061110	1Host	1 Upstream Socket	1 Link	00000	1x2	Link 0, Lane 0	Link 0, Lone 1													
ပ္လ	ž	F	0.00	1Host	1 Upstream Socket	1Link	00000	12	Link 0, Lane 0														
ပ္လ	1x8 Option E	1x8.1x4,1x2,1x1 1x8.0ption B 2x4, 2x2, 2x1	0b1 <b>101</b>	1Host	1 Upstream Socket	1Link	00000	1x8	Link 0, Lane 0	Link 0, L	Link 0, Li Lane 2	Link O, Lir Lane 3 La	Link 0, Lis Lane 4 La	Link 0, Lin Lane 5 Lar	Link O, Link O, Lane 6 Lane 7	o ~							
û	2 x8 Option	2 x 8 Option B 4 x 4, 4 x 2, 4 x 1	061101	1Hoot	1 Upstream Socket	1 Link	00000	-8×	Link 0, Lane 0	Link 0, L	Linko, Li Line 2	Link O, Lir Lane 3 La	Link O, Lis Lane 4 La	Link O, Lin Lane 5 Lar	Link O, Link O, Lanc 6 Lanc 7	o ~							
ပ္လ	1x8 Option	1x8,1x4 2x4, 1x8 Option D 4x2 (First 8 lance), 4x1	061100	1Hoot	1 Upstream Socket	11ink	00000	8%	Link 0, Lane 0	Link 0, L	Link O, Line 2	Link O, Lin Lane 3 La	Link 0, Lin Lone 4 Lt	Link O, Lin Lone 5 Lor	Link O, Link O, Lanc 6 Lanc 7	o =							
ů	1x16 Option	1xf6,1x8,1x4 2x6,2x4, 1xf6 Option D 4x4,4x2 (First 8 lanes),4x1	061100	1Hoot	1 Upstream Socket	1Link	00000	1×16	Link 0, Lane 0	Link 0, L	Link O, Li Line 2 L	Link O, Lin Lane 3 La	Link 0, Lin Lanc 4 Lt	Link O, Lin Lone 5 Lar	Link O, Link O, Line 6 Line 7	0, Link 0, 7 Lone 8	Lane 3	Link 0, Lane 10	Link 0, Lone 11	Link 0, Lone 12	Link O, Link O, Lane 13 Lane 14		Link 0, Lone 15
RSVE	RSVD RSVD	RSVD	0b1 <b>011</b>	1 Hoot	1 Upstream Socket	1 Link	00000																
ပ္လ	2×¢	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	0b1 <b>010</b>	1 Host	1 Upstream Socket	1 Link	00090	1×4	Link 0, Lane 0	Link 0, L	Link 0, Lane 2	Link 0, Lane 3											
RSVE	RSVD RSVD	RSVD for future x8 encoding	0b1 <b>001</b>	1 Hoot	1 Upstream Socket	1 Link	00090																
RSVE	RSVD RSVD	RSVD for future x8 encoding 0b1000	001000	1 Host	1 Upstream Socket	1 Link	00090									H					l	H	
0	1×16	1x16,1x6,1x4,1x2,1x1	000111	1 Host	1 Upstream Socket	1 Link	00090	1×16	Link 0, Lane 0	Link 0, L	Link O, Li Line 2 L	Link O, Lir Lano 3 La	Link O, Lin Lone 4 Lt	Link O, Lin Lune 5 Lur	Link O, Link O, Lanc 6 Lanc 7	O, LinkO, 7 Lone 8	Link 0,	Link 0, Lane 10	Link 0, Lone 11	Link 0, Lone 12	Link O, Lane 13	Link O, L	Link 0, Lone 15
ű	2 x8 Option A	2x6,2x4,2x2,2x1	000110	1 Host	1 Upstream Socket	1 Link	00090	1×8*	Link 0, Lane 0	Link 0, L	Link O, Li Lanc 2	Link O, Lir Lane 3 La	Link 0, Lis Lane 4 La	Link O, Lin Lane 5 Lar	Link O, Link O, Lane 6 Lane 7	<i>a</i> ~							
ů	1x16 Option	1x16,1x6,1x4,1x2,1x1 1x16 Option B 2x8,2x4,2x2,2x1	000101	1 Hoot	1 Upstream Socket	1 Link	00090	1×16	Link 0, Lane 0	Link 0, L	Link O, Li Lanc 2 Li	Link O, Lir Lane 3 La	Link 0, Lis Lane 4 La	Link O, Lin Lanc 5 Lar	Link O, Link O, Lanc 6 Lanc 7	0, Link 0, 7 Lane 8	Lane 3	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lane 12	Link 0, Lane 13		Link 0, Lane 15
ş	1x16 Option	1xf6,1x8,1x4 2x6,2x4,2x2,2x1 1xf6 Option C 4x4,4x2,4x1	000100	1 Host	1 Upstream Socket	1 Link	00090	1×16	Link 0, Lane 0	Link O, I	Link O, Li Line 2 L	Link O, Lir Lane 3 La	Link O, Lin Lane 4 La	Link O, Lin Lanc S Lar	Link O, Link O, Lanc 6 Lanc 7	O, Link O, 7 Lane 8	Lane 9	Link 0, Lane 10	Link 0, Lane 11	Link 0, Lone 12	Link 0, Lane 13	Link O, L	Link 0, Lone 15
<b>\$</b> C	4 × 4	4 x4, 4 x2, 4 x1	000011	1 Hoot	1 Upstream Socket	1158	00090	1×4*	Link 0, Lane 0	Link 0, L	Lane 2 L	Link 0, Lane 3											
RSVE	RSVD RSVD	RSVD	000000	1 Host	1 Upstream Socket	1 Link	00090														Ī		
RSVE	RSVD RSVD	RSVD	050001	1 Hoot	1 Upptream Socket	1 Link	00000		Ī		1	1	$\dagger$	+	+	+	1	1			t	t	
			-	-			-		ĺ			ĺ							Ī	l			

Table 2824: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=obooo)

Single	lost, Single Ups	Single Host, Single Upstream Socket, One or Two Upstream Links	om Links		1x16,1x8,1x4,1x2,1 2x8,2x4,2x2,2x1																		
C Ris	Min Card Card Short Width Hane	Supported Bifercation Add-in-Card  Modes Encoding PRSMTB1301#	Add-in-Card Encoding PRSMTB(3:0)#	Host	Add-in-Card Exceding Host Upstream Derices	Upstream	BIF[2:0]	Resulting Line 0 Line 2 Line 2 Line 4 Line 5 Line 6 Line 8 Line 3 Line 10 Line 12 Line 13 Line 15 Line 15 Line 15	Lane 0	Lane	ane 2	386 3	- 3	5 24	9 1	- Lane	- P	985	1 200	1 Lane 12	Lane 13	Lane 14	3
e/u	Mot Propent	Card Not Propent	061111	1 Hopt	1 Upstroam Socket	1 or 2 Links	00090																
ပ္က	- X	1x8,1x4,1x2,1x1	061110	1Host	_	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, L	Link 0, L Lane 2	Link 0, Lane 3	Link O, Lin Lane 4 L:	Link 0, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	o ~							
ပ္လ	1xt	1x4, 1x2, 1x1	051110	1 Hopt	1 Upstroom Socket	1 or 2 Links	00040	1x4	Link 0, Lane 0	Link 0, L	Link O, L	Link 0, Lane 3											
28	1x2	112,111	061110	1Host	1 Upstream Socket	1 or 2 Links	00090	1x2	Link 0, Lane 0	Link 0, Lane 1													
ပ္လ	12	121	061110	1Host	1 Upotream Socket	1 or 2 Links	00040	1x1	Link 0, Lane 0														
, N	1x8 Option B	1x8.0ption B 2x4, 2x2, 2x1	061101	1Host	1 Upstream Socket	1 or 2 Links	00040	1x8	Link 0, Lane 0	Link 0, L	Link 0, L	Link 0, Lin Lane 3 La	Link O, Lin Lane 4 L:	Link 0, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	o ~							
ů,	2 x8 Option E	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	061101	1 Hopt	1 Upstroom Socket	1 or 2 Links	00090	2 x 8	Link 0, Lane 0	Link O, L	Link O, L	Link O, Lin Lane 3 La	Link O, Lin Lane 4 Le	Link O, Lin Lane 5 Lar	Link O, Link O, Lanc 6 Lanc 7	O, Link t,	f, Link f, 0 Lane 1	1, Link 1,	t, Link t, 2 Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
ಜ್ಞ	1x8 Option D	1x8,1x4 2x4, 1x8 Option D 4x2 (First 8 lanes), 4x1	061100	1Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lune 0	Link O, L Lano 1	Link 0, L	Link O, Lin Lune 3 Lo	Link O, Lin Lane 4 Le	Link O, Lin Lone 5 Los	Link O, Link O, Lone 6 Lone 7	6 t							
ŷ	1x16 Option	1xf6,1x8,1x4 2x6,2x4, 1xf6 Option D 4x4,4x2 (First 8 bncs),4x1	0b1100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x16	Link 0, Lune 0	Link O, L	Link 0, L	Link O, Link Lane 3 La	Link O, Lin Lane 4 Lt	Link O, Lin Lone S Los	Link O, Link O, Lone 6 Lone 7	O, Link O,	0, Link 0, 8 Lone 3	0, Link 0, 9 Line 10	o, Linko, 10 Lane 11	Link 0,	Link 0, Line 13	Link 0, Lane 14	Link 0, Lone 15
RSVD	RSVD RSVD	RSVD	061011	1 Hopt	1 Upstream Socket	1 or 2 Links	00090				l												
l g	2 × × ×	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	061010	1Host	_	1 or 2 Links	00090	1x4	Link 0, Lane 0	Link 0, L	Link 0, L	Link 0, Lane 3											
RSVD	RSVD RSVD	RSVD for future x8 encoding	061001	1 Hopt	1 Upstream Socket	1 or 2 Links	00000								-	-							
û	1×16	1x16,1x8,1x4,1x2,1x1	060111	1Host		1 or 2 Links	00090	1x16	Link 0,	Link O,	Link 0, L	Link O, Lis Lone 3 Lo	Link O, Lin	Link O, Lin	Link O, Link O, Lane 6 Lane 7	O, Link O,	), Link 0, 8 Lone 3	0, Link 0, 3 Line 10	O. Link O.	Lone 12	Link 0, Line 13	Link 0, Lane 14	Link 0, Lone 15
ů	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	01100	1Host	1 Upstream Socket	1 or 2 Links	00090	2.18	Link 0, Lane 0	Link O, L	Link O, L	_	Link O, Lin Lane 4 L:	Link O, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	_		1, Link 1,	_	Link 1, Lone 4	Link 1, Lane 5	Link 1. Lane 6	
9	1x16 Option E	1x16.0ption B 2x8, 2x4, 2x2, 2x1	000101	1 Host	1 Upatroam Socket	1 or 2 Links	00040	1x16	Link 0, Lanc 0	Link 0, L	Link O, L	Link 0, Li Lane 3 La	Link O, Lin Lanc 4 Lt	Link 0, Lin Lanc 5 Lar	Link 0, Link 0, Lane 6 Lane 7		), Linko, 8 Lane 3	0, Link 0, 9 Lane 10	), Link 0, 10 Lane 11	Link 0,	Link 0, Lane 13	Link 0, Lanc 14	
<b>9</b>	1x16 Option (	1x16,1x8,1x4 2x8,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	0001000	1 Host	1 Upstroom Socket	1 or 2 Links	00090	1×16	Link 0, Lane 0	Link O, L	Link O, L	Link O, Li Lane 3 La	Link O, Lin Lane 4 Le	Link O, Lin Lane 5 La	Link O, Link O, Lanc 6 Lanc 7	O, Link O,	), Link O, 8 Lane 3	0, Link 0, 9 Lanc 10	), Link 0, 10 Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link O, Lane 14	Link 0, Lone 15
4c	4 x 4	4 x4, 4 x2, 4 x1	000011	1 Host	1 Upstroom Socket	1 or 2 Links	00000	2 x4.	Link O, Lane O	Link O, L	Link O, L	Link 0, Lane 3				Link 2, Lane 0	2, Link 2, 0 Lane 1	2, Link 2,	i, Linke, 2 Lane 3				
BSVD	RSVD RSVD	RSVD	060 <b>010</b>	1Host	ш	1 or 2 Links	00000																
RSAD	RSVD RSVD	RSVD	00000	Hopt	1 Updtroom Socket	1 or 2 Links	00000		ĺ	1	1	1	1	1		1	1	1	1	1			
RSVD	RSVD RSVD	RSVD	000090	140%	1 Upstream Socket   1 or 2 Links	1 or 2 Links	00000																



Table <u>2925</u>: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links
(BIF[2:0]#=obooo)

			Lane 15									Link 1,	Lone 7			Listo								Link 0,					rinko Linko	Lone 15	-	Lone 3			
			Lane 14									Link 1,				O dail								Link 0, Lone 14				_	Eirko			Lane 2			
			Lane 13									Link 1	Lane 5			0.441	1 2							Link 0, Lynn 13		Lane 5			rieko.	Come 13	Link 3,	Lone 1			
			Lane 12									Link 1,	Lone 4			Lisko	5 2							Link 0,		Lane 4	Link 0,	Lane 12	rieko.	Lane 12	Link 3,	Lone 0			
			Lase II		Ī				Ī			Link 1,	Lane 3			Odel						Ī		Link 0, I year 5	Link 1,	Lane 3	Link O,	Lane 11	Pieko.	Lane II	Link 2,	Lane 3	Ī	Ī	Ī
			Lane 10									Link 1,	Lane 2			List	9							Link 0,	Link 1,	Lane 2	Link 0,	Lane 10	Linko.	Cone 10	Link 2,	Lone 2	Ī		Ī
			Lane 3					l				Link 1,	Lane 1			Odel	1 2					Ī		Link 0,	Link 1,	Lane 1	Link O.	Lane 3	ieko.	E oue a	Link 2,	Lone 1	Ī		Ī
			Lane 8		Ī							Link 1,	Lane			O dell	3	Ì						Link 0,	Link 1,	Lane 0	Link 0,	Lane 8	linko.	0 000	Link 2,	Lone 0			Ī
			Lane 7		Link 0,	Lone 7					Link 0,	Link 0,	Lone 7	Link 0.	Lane 7	1,640	200			Link 1	Lone 3			Link 0,	Link 0.	Lone 7	Link 0,	Lone 7	Cinko.	Lone	Link 1	Lone 3	Ī		Ī
			Lane 6		Link 0,	Lane 6			Ī		Link 0,	Link 0,	Lane 6	Link 0,	Fane 6	0.791	9000			Link 1,	Lane 2	Ī		Link 0, I see 6	Link O.	Lane 6	Link 0,	Lane 6	rieko.	Cane o	Link 1,	Lane 2	Ī	Ī	Ī
			200		Link 0,	Lone 5					Link 0,	Link 0,	Lane 5	Link 0,	Lane 5	0.441	1			Link 1,	Lone 1			Link 0,	Link O.	Lane 5	Link 0,	Lane 5	Cink 0	0 000	Link 1,	Lone 1	Ī		Ī
			Lane 4		Link 0,	Lone 4		Ī	Ī		Link 0,	Link 0,	Lone 4	Link O.	Lane 4	0.791	7			Link 1,	Lone 0	Ī	Ī	Link 0,	Link 0,	Lane 4	Link O.	Lane 4	e ieko	* oue	Link 1,	Lane 0	Ī		Ī
			Lane 3		Link 0,	Lane 3	Link 0,		Ī		Link O,	Link 0,	Lane 3	Link 0,	Lane 3	0 941		ì		Link 0,	Lane 3	Ī		Link 0,	Link O.	Lane 3	Link O,	Lane 3	Link 0,	Came 3	Link 0,	Lane 3	Ī		Ī
			Lane 2		Link 0,	Lone 2	Link 0,				Link 0,	Link 0,	Lane 2	Link 0.	Lone 2	0.491	1			Link 0,	Lone 2			Link 0,	Link 0,	Lane 2	Link 0,	Lone 2	rinko.	N COMP IN	Link 0,	Lone 2	Ī		Ī
			Lane 1		Link 0,	Loue 1	Link 0,	Link 0.	Lane 1		Link O.	Link 0,	Lane 1	Link O.	Lane 1	0 791	1			Link 0,	Lane 1	Ī		Link 0,	Link O.	Lane 1	Link O,	Lane 1	Link 0.	- Conc.	Link 0,	Lane 1	Ī		Ī
			Lane 0		Link 0,	Lone 0	Link 0,	Link 0.	Lane 0	Link 0, Line 0	Link 0,	Link 0,	Lane 0	Link O,	Lane 0	0.440		ì		Link 0,	Lone 0	Ī		Link 0,	Link O.	Lane 0	Link 0,	Lane 0	ille Linko	Come C	Link 0,	Lone 0	Ī	Ī	Ī
			Recutting Line 0 Lane 1 Lane 2 Lane 3 Lane 4 Lane 5 Lane 6 Lane 7 Lane 9 Lane 10 Lane 12 Lane 13 Lane 14 Lane 15		1x8		124	112		1x1	128	2 x8		1x8		1.46	2			2 x4				1x16	2 x8		1x16		1x16		\$ x \$				
		BIF[2:0]		00090	00000	00000	00090	01000	nnngn	00090	00090	0000	00000		00090		ONONO		00090	00000	00000	000090	00090	00090	0000	00000	00000		-	00000	00000	2000	00090	00090	00090
		Upstream	Links	1, 2, or 4 Links	1, 2, or 4 Links		1, 2, or 4 Links	1, 2, or 4 Links		1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links		1, 2, or 4 Links		1 O or 4 links			1, 2, or 4 Links	1, 2, or 4 Links		1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links		1, 2, or 4 Links		1, 2, or 4 Links		1, 2, or 4 Links			1, 2, or 4 Links	1, 2, or 4 Links
1x16,1x8,1x4,1x2,1	4 x4, 4 x2, 4 x1		Upstream Derices	1 Upstream Socket	1 Upstream Socket		1 Upstream Socket	1 Upptream Socket		1 Upstream Socket	1 Upstream Socket	1 Upstream Socket		1 Upstream Socket		11 Inchesom Souther 1 0 and Links	Topogrami constru		1 Upstream Socket 1, 2, or 4 Links	1 Upstream Socket 1, 2, or 4 Links		1 Upstream Socket 1, 2, or 4 Links		1 Upstream Socket	1 Upstream Socket		1 Upstream Socket		1 Upstream Socket 1, 2, or 4 Links		1 Upstream Socket 1, 2, or 4 Links		1 Upstream Socket 1, 2, or 4 Links	1 Upstream Socket 1, 2, or 4 Links	1 Upstream Socket 1, 2, or 4 Links
			Host	1 Host	1 Host		1 Host	1 Hoot		1Host	1 Host	1 Host		1 Hoot		1 Haza	í		1 Host	1 Host		1 Host	1 Host	1 Host	1 Hoot		1 Host		1 Host		1 Host		1 Host	1 Host	1 Host
	petream Links	Add-is-Card Escoding	PRSMTB[3:0]#	061111	061110		061110	061110		061110	061101	0b1101		0P1100		ORIGO			061011	061010		0b1 <b>001</b>	001000	060111	060110		000101		001090		0000		000010	000001	000000
	Single Host, Single Upstream Socket, One, Two or Four Upstream Links	Supported Bifurcation Modes		Card Not Propert	1x8,1x4,1x2,1x1		1x4,1x2,1x1	1x2, 1x1		1x1	1x8,1x4,1x2,1x1	2×1		1x8,1x4	2.24	4 XZ [ FIEST O ISHES], 4 XI	2.00 2.00	1x16 Option D 4x4, 4x2 (First 8 lanes), 4x1	RSVD	2x4,2x2,2x1	1x4, 1x2, 1x1	RSVD for future x8 encoding 0b1001	guip	1x16, 1x8, 1x4, 1x2, 1x1	2 x8, 2 x2, 2 x1		1x1	1x16 Option B 2x8, 2x4, 2x2, 2x1	1x16,1x8,1x4	1x16 Option C 4 x4, 4 x2, 4 x1	4 x4, 4 x2, 4 x1				RsvD
	Host, Single Ups	Mia Card Short	Width Hame	Mot Present		1x8	1.1		SX.	1x1	d action 0		2 x8 Option E		0	I xo Obtion		1x16 Option L	RSVD RSVD		2 × 5	RSVD RSVD	RSVD RSVD	1 vis		2 x8 Option A		1x16 Option t		1x16 Option (		4 × 4	RSVD RSVD	RSVD RSVD	RSVD RSVD
	Single	E S	,	o <sub>l</sub> u		200	٤		28	30	۶		5		ş	3		40	RSVD		S	RSVD	RSVD	ý,		Ç		Ç		Q.		<b>\$</b>	RSVD	RSVD	RSVD

### Open Compute Project • NIC • 3.0

Rev\_o.<del>01</del>50

Table 3026: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)

	Single He	set, Two Upetre	Single Host, Two Upetream Sockets, Two Upetream Links			2 x8, 2 x4, 2 x2, 2x1																		
1.1   1.2	S I	Card Short	Supported Bifurcation Modes	Add-in-Card Encoding			Upstream	BIF[2:0]						F.	H	-	-							
14.0   14.1		Mot Prosent		061111		2 Upotream Socketo	2 Links	00001	Resulting Link			2 3 6 2				9						2		
1-16   14-1-12-1-1   1-16	ı		1x8, 1x4, 1x2, 1x1	061110	1 Host		2 Links	00000	1x8	Link 0,	⊢	⊢	⊢	_	⊢	⊢	0,							
1.12   1.14   1.2   1.1   1.	20	1x8						innan	(Socket 0 only)	Lone 0		_	-	_	_	_	67							
1-2   1-2, 11	28	1x4	1x4, 1x2, 1x1	061110	1 Host	2 Upstream Sockets	2 Links	00001	1x4 (Socket 0 only)	Link 0, Lane 0			Link 0, Lane 3											
11   11   11   12   12   12   13   13	28	ŝ	1x2,1x1	061110	1 Host	_	2 Linko	00001	1x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1													
1.00   10.0	28	1x1	1x1	061110	1Host	2 Upstream Sockets	2 Links	00001	1x1 (Socket 0 only)	Link 0, Lane 0														
2   2   2   2   2   2   2   2   2   2	20	1x8 Option B	F.	06/101	1 Host	2 Upotream Sockets	2 Links	10090	1x8 (Socket 0 only)	Link 0, Lane 0		Link 0,	_	_			0, 50							
14   15   15   15   15   15   15   15	24	2 x8 Option B	2×1	061101	1 Host	2 Upstream Sockets	2 Links	10090	218	Link 0, Lane 0	-	Link 0, Lone 2	-	_	_	-	_	-	-	_	Link 1.	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
170   170	2	1x8 Option D	2x4, 4x2 (First Slane) 4x1	061100	1 Host	2 Upotream Socketo	2 Linko	10090	1x6 (Socket 0 only)	Link 0, Lane 0	_	Link 0, Lane 2	_	_	_	_	0.5							
			1x16, 1x8, 1x4	001100	1 Host		2 Links		2 x8	Link 0,	-	_	-	_	-	-	_	-		-	-		Link 1	Link1
SECON   SECON   SECON   SECON   THOSE   SUppose Section   SECON   SE		1x16 Option D	2 x8, 2 x4,					Lingo		n swe n												Came		Lane
Second   Comparison   Compari	9	RSVD	_	061011	1 Host		2 Links	10090																
Fig. 06   Stry Operators decreased grounds   These 2 Expenses Section 2 Labor   Decrease   Decrea	200	2 ×4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	061010	1 Host		2 Links	00001	1x4 (Socket 0 only)			Link 0, Lone 2	Link O, Lane 3											
1700   1700	RSVD	RSVD	RSVD for future x8 encoding	061001	1 Host		2 Links	10090																
14.06   14.0	RSVD	RSVD	RSVD for future x8 encoding	0P1000	1 Host	2 Upotream Socketo	2 Links	00001																
\$\frac{1}{2}\triangle \text{Bigging} \text{  \$\frac{1}{2}\triangle \triangle \text{  \$\frac{1}{2}\triangle \triangle \text{  \$\frac{1}{2}\triangle \text{  \$\frac{1}\triangle \text{  \$\frac{1}{2}\triangle \text{  \$\frac{1}\triangle   \$\fra	40	1×16		060111	1 Host	2 Upstream Sockets	2 Links	10090	1x8 (Socket 0 only)	Link 0, Lone 0		Link 0, Lone 2	_			_	6. C							
110   110	2	2 x8 Option A	2 x6, 2 x4, 2 x2, 2 x1	000110	1 Host	2 Upstream Sockets	2 Linko	00001	2 x6			Link 0, Lane 2									Link t	Link 1, Lane 5	Link 1, Lane 6	Link 1. Lane 7
115, 115, 115, 115, 115, 115, 115, 115	40	1x16 Option B	1×1	000101	1 Host	2 Upstream Sockets	2 Links	10090	2.18			Link 0,	-		-			-	-	-	Link1	Link 1, Lane 5	Link 1, Lane 6	Link 1
	27	1x16 Option C	1x16, 1x8, 1x4 2x8, 2x4, 2x2, 2x1 4x4, 4x2, 4x1	000100	1 Host	2 Upotream Sockets	2 Links	10090	218	Link 0, Lune 0											. Link1.	Link 1, Lune 5	Link 1, Lane 6	Link 1, Lone 7
RSVD   0b.0000   These 2 Upgreen Sockets 2 Links	240		12,4 x1	000011	1 Host	2 Upstream Sockets	2 Links	00001		Link 0, Lone 0			Link O, Lane 3				Link							
RSVD   0b0001   1Heat 2 Upstream Socketo 2 Links   RSVD   0b0000   1Heat 2 Upstream Socketo 2 Links	RSVD	RSVD		000010	1 Host	2 Upstream Sockets	2 Links	00001																
RSVD 0b0000 1Host 2 Upstream Sockets 2 Links	RSVD	RSVD		000001	1 Host		2 Linko	0P001								+		+	+		-			
	RSVD	RSVD	RSVD	0000090	1 Host	2 Upstream Sockets	2 Links	10090																



Table 3127: Bifurcation for Single Host, Four Sockets and Dual Upstream Links (BIF[2:0]#=obo10)

Single h	lost, Four Upstry	Single Host, Four Upstream Sockets, Four Upstream Links	20		4 x4, 4 x2, 4x1				İ	ŀ	ŀ	ŀ	ł	-	-	-	-	ŀ					
C M	Mis Card Card Short	Supported Bifurcation Add-in-Card Modes Encoding	Add-in-Card Eacoding	1	Ilectrona Domices	Upstream	BIF[2:0]	Boothing the last last last last last last last last	1		-	<u>2</u>	- 2			- 1			9		1	3	
0/4	pene	Card Not Propest	061111		4 Upptream Socketo	4 Linko	00010																1
٤		1x8,1x4,1x2,1x1	061110	1 Host		4 Links	01090	1x4 (Socker 0 colu)	Link 0,	Link 0, L	Link 0, L	Link 0,											
8 8	1	1x4, 1x2, 1x1	0b1110	1 Host	4 Upstream Sockets	4 Linko	0090	1x4 (Socker () only)	Link 0,			Link 0,		H					L	L			
S	5x	1x2,1x1	061110	1 Host	4 Upstream Sockets	4 Links	0090	1x2 (Socket 0 only)	Link 0, Lone 0	Link 0, Lane 1													
ಜ	12	14	061110	1 Host	4 Upotream Socketo	4 Links	00900	1x1 (Socket 0 only)	Link 0, Lane 0														
မွ	1x8 Option B	1x8,1x4,1x2,1x1 1x8 Option B   2x4, 2x2, 2x1	061101	1 Host	4 Upstream Sockets	4 Linko	01090	2 x4	Lane 0	Link 0, L	Linko, L	Link O, Lin Lanc 3 Lar	Link 1, Lin Lanc 0 La	Link 1, Link 1, Lane 1 Lane 2	Link 1, Link 1, Lane 2 Lane 3	20							
ů	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	061101	1 Host	4 Upstream Sockets	4 Linko	0090	4 x 4	Link 0, Lane 0			Link O, Lin		Link 1, Link 1, Lane 1 Lane 2	_	1, Link 2, 3 Lanc 0	2, Link 2, 0 Lane 1	2, Link2,	2. Link 2,	Link 3,	Link 3, Lone 1	Link 3, Lane 2	Link 3, Lone 3
Q.	1x8 Option D	1x8,1x4 2x4, 1x8 Option D. 4x2 (First 8 lane), 4x1	061100	1Host	4 Upstream Sockets	4 Links	01090	224	Link 0, Lone 0	Link 0, 1 Lane 1	Link 0, L Lone 2 L	Link O, Lin Lane 3 Lor	Link 1, Lin Lanc 0 La	Link 1, Link Lone 1 Lon	Link 1, Link 1, Lano 2 Lano 3	20							
ç	1x16 Option D	1x(6,1x6,1x4 2x6,2x4, 1x(6 Option D 4x4,4x2 (First 8 lance).4x1	001100	1 Host	1 Host 4 Upstream Sockets	4 Links	01090	72.7	Link 0, Lone 0	Link 0, 1 Lane 1	Link 0, L Lone 2 L	Link O, Lin Lune 3 Lor	Link 1, Lin Lane 0 Lu	Link 1, Link Lone 1 Lan	Link 1, Link 1, Lane 2 Lane 3	1 Link2, 3 Line 0	2, Link 2, 0 Lane 1	e, Linke,	2 Link 2, 2 Line 3	Link 3,	Link 3, Lane 1	Link 3, Lane 2	Link3, Lone3
RSVD	RSVD RSVD	RsvD	061011	1 Host	1 Host 4 Upstream Sockets	4 Links	00010											-		L	L		
l g	2 x 6	2 x4, 2 x2, 2 x1 1x4, 1x2, 1x1	061010	1 Host	1 Host 4 Upstream Sockets	4 Linko	00900	2 X	Link 0, Lane 0	Link 0, 1 Lanc 1	Link 0, L Lane 2	Link O, Lin Lane 3 Lar	Link 1, Lis Lanc 0 La	Link 1, Link 1, Lane 1 Lane 2	Link 1, Link 1, Lane 2 Lane 3	-0							_
RSVD	RSVD RSVD	RSVD for future x8 encoding 0b1001	061 <b>001</b>	1 Host	1 Host 4 Upstream Sockets	4 Links	00000																Ц
ASA C	Havu	1x16, 1x8, 1x4, 1x2, 1x1 0b0111	060111	1 Host	4 Upstream Sockets	4 Links	00000	124	Link 0,	Link O,	Link 0,	Link O.		H						L			1
ş ş	2 x8 Option A	2x8,2x4,2x2,2x1	000110	1 Host	4 Upotream Sockets	4 Linko	01090	-	Link 0.		-	Link 0.				Link 2,	2. Link 2. 0 Lane 1	i, Link2,	e Linke,		L		_
ů	1x16 Option B	1x16, 1x8, 1x4, 1x2, 1x1 1x16 Option B 2x8, 2x4, 2x2, 2x1	101010	1 Host	4 Upstream Sockets	4 Linko	00900	2 x4 (Socket 0 & 2 only)	Link 0, Lane 0	-	⊢	Lak 0, Lane 3				Link 2, Lone 0	2, Link 2, 0 Lane 1	2, Link2,	2. Link 2,				_
ů	1x16 Option C	1x16, 1x8, 1x4 2x8, 2x4, 2x2, 2x1 1x16 Option C 4x4, 4x2, 4x1	000100	1Host	4 Upstream Sockets	4 Links	00000	P. P	Link 0, Lone 0			Link O, Lin Lane 3 Lar	Link 1, Lin Lane 0 Lu	Link1, Link1, Lone 1 Lone 2	Link 1, Link 1, Lane 2 Lane 3	1 Link2, 3 Lunc 0	2, Link 2, 0 Lane 1	2. Link2.	2. Link 2, 2. Line 3	Link 3, Lane 0	Link 3, Lone 1	Link 3, Lane 2	Link3, Lane3
Ş	4 × 6	4x4,4x2,4x1	000011	1 Host	4 Upotream Socketo	4 Links	0090	4 x 4	Link 0, Line 0	Link O, L	Link O, L	Link O, Lin Lanc 3 Lar	Link 1, Lir Lanc 0 La	Link 1, Link	Link 1, Link 1, Lane 2 Lane 3	1, Link2, 3 Lanc 0	2, Link 2, 0 Lane 1	2, Link2,	2 Lane 3	Link 3,	Link 3, Lone 1	Link 3, Lane 2	Link 3, Lane 3
RSVD	RSVD RSVD	RSVD	000010	1 Host	1 Host 4 Upstream Sockets	4 Links	00000																Ш
RSVD	RSVD RSVD	RSVD	000001	1 Host	4 Upptream Sockets	4 Linko	00000											Н					Ц
RSVD	RSVD RSVD	RSVD	0000090	1 Host	1 Host 4 Upstream Sockets	4 Links	00010																1

## Open Compute Project • NIC • 3.0

Rev\_o.<del>01</del>50

Table 3228: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=ob101)

Upstre	9				8 ×	2 x8, 2 x4, 2 x2, 2 x1				İ	İ	ŀ	ŀ	ŀ	ŀ	-	ŀ		-	-	-				
Min Support Card Card Short Modes Width Hame	Nodes	Supported Bifurcation Modes	Add-is-Card Escoding PRSMTB(3:0)#		Host Ups	Upstream Devices	Upstream	BIF[2:0]	Restring link Lane 0 Lane 1 Lane 2 Lane 3 Lane 4 Lane 5 Lane 6 Lane 8 Lane 9 Lane 10 Lane 11 Lane 12 Lane 13 Lane 14 Lane 15	lane 0		386 2	386 3 Li		- 2			8	6 t	10	1 1 1	2 Lane 13	Lune 14	Lane 15	
Not Present Card M	Cardin	Card Not Propest	0b1111	2 Hoot		2 Upstream Sockets	2 Links	10140																	
1x8,1	1x8,1	1x8,1x4,1x2,1x1	0P1 <b>110</b>	2 Host	_	2 Upstream Sockets	2 Links	10190	1x8 (Host 0 oale)	Link 0, Lane 0	Link 0, Lane 1	Link O, Lane 2	Linko, Li Lone 3	Link O, Li	Link O, Lin Lane 5 La	Link 0, Lin Lane 6 Lar	Link O, Lane 7								
	1x4,1	1x4, 1x2, 1x1	0F1110	2 Host	_	2 Upstream Sockets	2 Links	10190	1x4 (Host 0 only)	Link 0,	-	-		_		_									
1x2,1x1	1 x2, 1	x1	051110	2 140	2 Hoot 2 Up	2 Upstream Sockets	2 Links	10140	1 x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1														
1xt	×		061110	2 Hoot	_	2 Upstream Sockets	2 Links	10140	1x1 (Host 0 oaly)	Link 0, Lane 0															
1x8,1x4,1x2,1 1x8 Option B 2x4,2x2,2x1	1x8.1	1x8, 1x4, 1x2, 1x1 2x4, 2x2, 2x1	061 <b>101</b>	2 Host	_	2 Upstream Sockets	2 Links	10190	1x8 (Host 0 oale)	Link 0, Lane 0	Link 0, Lone 1	Link O.	Link 0, Li	Lane 4 L	Link O, Lis Lane 5 La	Link O, Lin	Link 0, Lane 7								
2 x 8, 2 x 4, 2 x 2, 2 x 2, 2 x 2, 4 x 1	2 × 3	2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	0P1101	2 Ho	2 Hoot 2 Up	2 Upstream Sockets	2 Links	10190	2 x8	Link 0, Lane 0	Link 0, Lane 1	Link 0,	Linko, Li	Link O, Li	Link 0, Lis Lane 5 La	Link 0, Lin	Link 0, Link 1, Lane 7 Lane 0	Link 1, Link 1, Lane 0 Lane 1	1. Linkt.	1 Link1, 2 Lane 3	t. Link t.	Link 1, Lane 5	Link 1, Lanc 6	Link 1, Lone 7	
1x8, 2x4,	2 × 8	1x8,1x4 2x4, 1x8 Detion D. 4x2 (First 8 lases), 4x1	091 <b>100</b>	2 Hc	2 Hoot 2 Up	2 Upstream Sockets	2 Links	10190	1x6 (Host 0 only)	Link 0, Lane 0	_	Link 0, Lane 2	Linko, Lane 3	Link O, Li Line 4 Li	Link 0, Lin Lanc 5 La	_	Link 0, Lane 7								
1xft 2x8 betion D 4x4	2 % 4 2 % 4	1x16,1x8,1x4 2x8,2x4, 1x16 Option D 4x4, 4x2 (First 8 lones), 4x1	061100	2 HC	2 Hoot 2 Up	2 Upstream Sockets	2 Links	10190	2 x 8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L Lane 3 L	Link O, Li Lane 4 L	Link 0, Lin Lane 5 La	Link O, Lin Lanc 6 Lar	Link O, Lin	Link 1, Link 1, Lane 0 Lane 1	Link 1, Link 1, Lane 1 Lane 2	1 Link1, 2 Line 3	Link 1.	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7	
RSVD RSVD	88	0	0b1 <b>011</b>	2 Ho	2 Host 2 Up	2 Upstream Sockets	2 Links	06101		ı	l	l		H		H			-						
2 x4 1 x4.	2 × ×	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	061010	2 140	oot 2 U	2 Host 2 Upstream Sockets	2 Links	10140	1x4 (Host 0 oaly)	Link 0, Lane 0	Link 0, Lane 1	Link O, Lane 2	Link 0, Lone 3												
RSVD RSVD RSV	8 8	RSVD for future x8 encoding 0b1001	061001	2 Hoot	00t	2 Host 2 Upstream Sockets	2 Links	10101																	
,	12	1x16, 1x6, 1x4, 1x2, 1x1	000111	2 Host		2 Upstream Sockets	2 Links	10190	1x8	Link 0.	Link 0,	Link 0,	Linko,	Link 0	Linko, Lin	Link O, Lin	Link O,								
- «	× ×	2 x 6, 2 x 4, 2 x 2, 2 x 1	000110	2 Hoot	-	2 Upstream Sockets	2 Links	10140	2×6	Link 0.	-	-	-	-		-	-	-	Link 1, Link 1, Lane 1 Lane 2	1 Link1, 2 Line 3	t. Link t.	Link 1, Lane 5	Link 1, Lanc 6	Link t. Lane 7	
1x1 ption B 2 x8	1×2	1x16,1x8,1x4,1x2,1x1 1x16 Option B 2x8,2x4,2x2,2x1	000101	2 Hoot	_	2 Upstream Sockets	2 Links	10140	62 × 69	Link 0, Lane 0	Link 0, Lane 1	_	-	-	Link O, Lis Lane 5 La		Link O, Link 1, Lane 7 Lane 0		1, Link1,	t Linkt, 2 Lane 3	$\vdash$	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lone 7	
1x16,1x6,1x4, 2x6,2x4,2x2, 1x16 Option C 4x4, 4x2, 4x1	# 0 *	1x16, 1x6, 1x4 2x6, 2x4, 2x2, 2x1 4x4, 4x2, 4x1	0001000	2 Hc	2 Host 2 Up	2 Upstream Sockets	2 Links	10140	5 × 8	Link 0, Lane 0	Link 0, Lone 1	Link 0, Lano 2	Linko, Lone 3	Link O, Li Line 4 L	Link O. Lin Lone 5 Lo	Link O, Lin Lone 6 Lor	Link O, Link 1, Lane 7 Lane 0	Link 1, Link 1, Lone 0 Lane 1	1. Link1.	1 Link1, 2 Links 3	l. Link1, 3 Lano 4	Link 1, Lone 5	Link 1, Lano 6	Link 1, Lone 7	
4 x 4	×	4 x4, 4 x2, 4 x1	000011	2 Ho	2 Hoot 2 Up	2 Upstream Sockets	2 Links	10140	2 x4 (EP 0 and 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link O, Lane 2	Link 0, Lane 3				Lin	Link 1, Link 1, Lanc 0 Lanc 1	1, Link1,	1 Link1, 2 Lane 3	_ n				
	é		000010	2 Ho	2 Host 2 Up	2 Upstream Sockets	2 Links	06101		Ī															
RSVD RSVD RSVD	8		000001	2 Ho	2 C	2 Host 2 Upstream Sockets	2 Links	00101																	
RSVD RSVD RS	82		0000000	2 Ho	oot 20	2 Host 2 Upstream Sockets	2 Links	06101																	

Table 3329: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)

Quad Ho.	st, Four Upstres	Guad Host, Four Upstream Sockets, Four Upstream Links		٦	4 x4, 4 x2, 4 x1																		
Mis Card Card Vidth Name	Mis Card Card Short Fidth Name	Supported Bifurcation Add-in-Card Modes Encoding PREMIBISON		Host	Host Upstream Derices	Upstream	BIF[2:0]	Resthing line 0 lane   lane 2 lane 3 lane 4 lane 5 lane 6 lane 9 lane 10 lane 10 lane 12 lane 13 lane 14 lane 15	lane 0	1	2 200	5		5	2	Lance	Lane	9	Lane II	Lane 12	13	7	5
2/4	cocak	Cord Not Present		4 Host	4 Upstream Sockets	4 Links	06110																
ູຊ	1x8	1x8,1x4,1x2,1x1	051110		4 Upatraam Sockets	4 Linko	0110	1x4 (Host 0 only)	Link 0, Lane 0	Link 0,	Linko, Li Line 2	Link 0, Lane 3											
χ	1x4	1x4,1x2,1x1	061110	4 Host	4 Upotream Sockets	4 Links	0110	1x4 (Host 0 only)	Link 0, Lane 0	Link 0,	Linko, Li Lane 2	Link 0, Lane 3											
S	1x5	1x2,1x1	051110	4 Host	4 Upotream Sockets	4 Links	06110	1x2 (Host 0 only)	Link 0.	Link 0, Lane 1													
g	2	1x1	051110	4 Host	4 Upstream Sockets	4 Links	0110	1x1 [Hoxt 0 only]	Link 0, Lane 0														
ပ္လ	1x8 Option B	1x8,1x4,1x2,1x1 1x8 Option B 2x4, 2x2, 2x1	061101	4 Host	4 Upstream Sockets	4 Links	06110	2 x4	Link 0, Lane 0	Link 0, Lane 1	Link O, Li Lane 2 Lt	Link O, Lin Lone 3 Lo	Link 1, Lin Lone 0 Lor	Link 1, Link 1, Lane 1 Lane 2	Link1, Link1, Lane 2 Lane 3								
å	2 x8 Option B	2 x8,2 x4,2 x2,2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	0b11 <b>01</b>	4 Host	4 Upatraam Sockets	4 Linko	0110	4 x4	Link 0, Lane 0	Link 0,	Linko, Li Line 2	Link O, Lin Lane 3 La	Link 1, Lin Lanc 0 Lar	Link 1, Lin	Link 1, Link 1, Lane 2 Lane 3	Link2,	Link 2, Lane 1	Link 2, Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, Lane 1	Link 3, L	Link 3, Lane 3
		1x6,1x4 2x4,	061100	4 Host	4 Upstream Sockets	4 Links	0140	2.xd	Link 0, Lane 0	Link 0, Lane 1	Link 0, Li Lanc 2 Lt	Link O, Lin Lone 3 Lo	Link1, Lin Lane 0 Lar	Link 1, Link 1, Lane 1 Lane 2	Link1, Link1, Lane 2 Lane 3								
S	1x8 Option D	1x8 Option D 4x2 (First 8 lanes), 4x1	001100	4 Hoat	A Heatenan Contate	Allaha		75.4	0 191	-	_	0 44	_	-	_		0 441	-	1440	lish 4	1000	1000	14.14
		2 x8, 2 x4,		, HODE	* Opportunit occurre	· ruwo	06110		Lame 0	Lane 1	Lanc 2	_	Lane 0 Lar	Lane 1 Lan	Lane 2 Lane 3	Lamed		Lane 2	Lane 3	Lane 0			Lane 3
ş	1x16 Option D	12 (First 8 lanes), 4 x1																					
RSVD	RSVD				4 Upstream Sockets	4 Links	06110			4	_		_	-	-								
S	2 × 4	2×4, 2×2, 2×1 1×4, 1×2, 1×1	051 <b>010</b>	4 Hogt	4 Upstream Sockets	4 Links	06110	10 × 4	Link 0.	Link 0,	Linko, Li	Link O, Lin Lane 3 La	Link 1, Lane 0	Link 1, Link 1, Lane 1 Lane 2	Link 1, Link 1, Lane 2 Lane 3								
RSVD	RSVD RSVD	RSVD for future x8 encoding 0b1001			4 Upstream Sockets	4 Links	06110																
HSVD	RSVD RSVD	ğ			4 Upstream Sockets	4 Links	06110			=													
ů,	1×16	1x16, 1x8, 1x4, 1x2, 1x1	000111	4 Hoot	4 Upstream Sockets	4 Links	06110	1x4 (Host 0 only)	Link 0.	Link 0,	Linko, Li	Link 0, Lone 3		_	_								
û	2 x8 Option A	2 x6, 2 x4, 2 x2, 2 x1	000110	4 Host	4 Upatroom Sockets	4 Links	0110	2 x4 (Host 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1	Linko, Li Lane 2	Link 0, Lane 3				Link 1, Lane 0	Link 1, Lane 1	Link 1, Lane 2	Link 1, Lane 3				
û	1×16 Option B	1x16.1x8,1x4,1x2,1x1 1x16.0ption B 2x8,2x4,2x2,2x1	000101	4 Host	4 Upotream Sockets	4 Links	0110	2 x4 (Host 0 & 2 only)	Link 0, Lane 0	Link 0,	Link 0, Li Lane 2 Li	Link 0, Lane 3				Link 1, Lane 0	Link 1,	Link 1, Lane 2	Link 1, Lane 3				
្ន	1×16 Option C	1x16,1x6,1x4 2x6,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	000100	4 Hopt	4 Upstroom Sockets	4 Linko	06110	4 x4	Link 0, Lane 0	Link 0, Lane 1	Linko, Line 2	Link O, Lin Lane 3 La	Link 1, Lane 0 Lar	Link 1, Link 1, Lane 1 Lane 2	Link 1, Link 1, Lanc 2 Lanc 3	Link 2,	Link 2, Lane 1	Link 2, Lane 2	Link 2, Lone 3	Link 3, Lone 0	Link 3, Lane 1	Link 3, L	Link 3, Lane 3
40	7× 7	4×4,4×2,4×1	110090	4 Host	4 Upstream Sockets	4 Links	01140	4 x 4	Link 0, Lane 0	Link 0, Lane 1	Lanc 2 La	Link O, Lin Lane 3 La	Link 1, Lin Lanc 0 Lar	Link 1, Lin	Link 1, Link 1, Lane 2 Lane 3	Lane 0	Link 2, Lane 1	Link 2, Lane 2	Link 2, Lane 3	Link 3, Lane 0	Link 3, Lane 1	Link 3, L Lane 2	Link 3, Lane 3
RSVD			000010	4 Hogt	4 Host 4 Upstream Sockets	4 Linko	06110																
RSVD			Ī	4 Host	4 Upstream Sockets	4 Links	06110														i		
RSVD	RSVD RSVD	RSVD	000000	4 Host	4 Host 4 Upstream Sockets	4 Links	01110																

Table 3430: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=ob110)

Quad/O	t Host, Four/Eig	Guad/Oct Host, Four/Eight Upstream Sockets, Four/Eight Upstream links	4 Upstream links		4 x2, 4 x1																		
Mia Card	Short	Supported Bifurcation Add-in-Card Modes Encoding	Add-in-Card Encoding			-	BIF[2:0]										_	_					
ide	Vidth Name		#[0:0]#		Host Upstream Devices	Links	ı	Restting Link   Lanc 0   Lanc 1   Lanc 2   Lanc 3   Lanc 4   Lanc 5   Lanc 6   Lanc 3   Lanc 9   Lanc 10   Lanc 11   Lanc 12   Lanc 14   Lanc 15   l'ane 0	-	3 and 2	2 Pe	1	2 12	9	- Trans	6 L38	e P	10 Lane	12	E Lane 13	1	Lane 15	
e/u	Not Present	Card Not Present		478 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 5 x2 Links	11190																
28	1x8	1x8,1x4,1x2,1x1	0b1 <b>110</b>	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111	1x2 (Host 0 only)	Link 0. Lane 0	Link 0, Lane 1													
28	1x4	1x4,1x2,1x1	061110	478 Hopt	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111	1x2 (Host 0 only)	Link 0. Lane 0	Link 0, Lane 1													
28	112	1x2,1x1	061110	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	m40	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lanc 1													
28	1xt	1x1	061110	4/8 Hopt	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	11190	fx1 (Host 0 only)	Link 0.														
ç	1x8 Option B	1x8,1x4,1x2,1x1	0b11 <b>01</b>	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111	2 x2 (Hoet 0 & Lonle)	Link 0, Lane 0	Link 0, 1	Link 1, L	Link 1, Lane 1											
9	2 v8 Ontion B	2 x8, 2 x4, 2 x2, 2 x1	0b11 <b>01</b>	478 Hopt	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111	2 x 2 (Host 0 & Lodu)	Link 0,	_	Link 1,	Link 1,											
		1x8,1x4	0b1100	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links		4 x2	Link 0,	-	₩	Н	_		Link 3, Link 3,	6,0		H	ŀ	L	L		
20	1x8 Option D	1x8 Option D 4 x2 (First 8 base), 4 x1					0P111		Lane 0	Lane 1	lane 0	Lane 1	lane 0		Lane 0 Lane	Lone 1		_					
		1x16, 1x8, 1x4	0b1100	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links		6 × 2	Link 0,		-	-	Link 2, Lin	_	-	.03							
Ů,	1x16 Option D	1x16 Option D 4x4, 4x2 (First 8 lanes), 4x1					H90		Cane 0	Lane 1	lane 0	Lane 1		lane1	Lane 0 Lane 1			_	_	_			
RSVD RSVD	RSVD	RSVD	0b1 <b>011</b>	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b1ff																
28	2.14	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	051 <b>010</b>	4/8 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111	2 x2 (Host 0 & Lonle)	Link 0, Lanc 0	Link 0, L	Link 1, L	Link 1, Lane 1											
RSVD RSVD	RSVD	RSVD for future x8 encoding 0b1001	0b1 <b>001</b>	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111																
RSVD	RSVD RSVD	RSVD for future x8 encoding 0b1000		478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	05111																
40	1x16	1x16, 1x8, 1x4, 1x2, 1x1	000111	478 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
40	2 x8 Option A	2x8,2x4,2x2,2x1	000110	4/8 Host	4/8 Host   4/8 Upstream Sockets   4 or 8 x2 Links	4 or 8 x2 Links	0b111	1x2 (Host 0 & Lonly)	Link 0, Lane 0	Link 0, Lane 1						Link 1, Lone 0	Link 1, Link 1, Lone 0 Lone 1	1.0					
û	1x16 Option B	1x16,1x6,1x4,1x2,1x1 1x16 Option B 2x6,2x4,2x2,2x1	000101	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111	2 x2 (Host 0 & 1 only)	Link 0, Lane 0	Link 0, Lane 1						Link 1, Lane 0	rt, Linkt, e0 Lane1	= 5					
		1x16,1x6,1x4 2x6,2x4,2x2,2x1	0001000	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111	2 x2 (Host 0 & 1 only)	Link 0, Lane 0	Link 0, Lane 1						Link 2, Lone 0	.2, Link2, e0 Lone1	5. 2.					
Ç	1x16 Option C	1x16 Option C 4 x4, 4 x2, 4 x1											-										
Q <b>P</b>	4 rd	4 x4, 4 x2, 4 x1	0000	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0P111	4 x2 (Host 0 & Lonle)	Link 0,	Link 0,		2 2	Link t, Lin	Likit Liket				_	_	_			
BSVD	RSVD RSVD	RSVD	000000	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111												H				
RSVD	RSVD RSVD	RSVD	Ī	478 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111											H			L		
RSVD	RSVD RSVD	RSVD	0000000	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111																



### 3.9 Power Capacity and Power Delivery

There are four permissible power states: NIC Power Off, ID Mode, Aux Power Mode (S<sub>5</sub>), and Main Power Mode (S<sub>0</sub>). The transition of these states is shown in Figure 59Figure 32. The max available power envelopes for each of these states are defined in Table 35Table 31.




Figure 5932: Baseboard Power States

Table 3531: Power States

Power State	PWRDIS	PERSTn	FRU	Scan Chain	RBT Link	3.3V	12V
NIC Power Off	Low	Low					
ID Mode	High	Low	Х	X		Х	X
Aux Power Mode (S5)	Low	Low	X	X	X	Х	X
Main Power Mode (So)	Low	High	X	X	X	Х	Х

#### 3.9.1 NIC Power Off

In NIC power off mode, all power delivery has been turned off or disconnected from the baseboard. Transition to this state can be from any other state.

#### 3.9.2 ID Mode

In the ID Mode, only 3.3V Aux is available for powering up management only functions. FRU accesses are only allowed in this mode. An add-in card shall transition to this mode when PWRDIS=1 and PERST#=0.

#### 3.9.3 Aux Power Mode (S5)

In Aux Power Mode provides both 3.3V Aux as well as 12V Aux is available. 12V Aux may be used to deliver power to the add-in card, but only up to the Aux budget of 35W. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=0.

#### 3.9.4 Main Power Mode (S0)

In Main Power Mode provides both 3.3V and 12V (Main) across the OCP connector. The add-in card operates in full capacity. Up to 8oW may be delivered on 12V, and 3.63W on the 3.3V pins. An add-in card shall transition to this mode when PWRDIS=0 and PERST#=1.

### 3.10 Power Supply Rail Requirements and Slot Power Envelopes

The baseboard provides 3.3 Vaux and 12 Vaux/main to both the Primary and Secondary connectors. The rail requirements are leveraged from the PCIe CEM 4.0 specification. For OCP NIC 3.0 cards, the requirements are as follows:

Table 3632: Baseboard Power Supply Rail Requirements – Slot Power Envelopes

Power Rail	15W Slot Small Card Hot Aisle	25W Slot Small Card Hot Aisle	35W Slot Small Card Hot Aisle	8oW Slot Small Card Cold Aisle	150W Large Card Cold Aisle
3.3V Voltage Tolerance Supply Current	±9% (max)	±9% (max)	±9% (max)	±9% (max)	±9% (max)
ID Mode Aux Mode	375mA (max) 1.1A (max)	375mA (max) 1.1A (max)	375mA (max) 1.1A (max)	375mA (max) 1.1A (max)	375mA (max) 2.2A (max)
Main Mode	1.1A (max)	1.1A (max)	1.1A (max)	1.1A (max)	2.2A (max)
Capacitive Load	150μF (max)	150μF (max)	150μF (max)	15ομF (max)	300μF (max)
12V Voltage Tolerance Supply Current	±8% (max)	±8% (max)	±8% (max)	±8% (max)	±8% (max)
ID Mode	100mA (max)	100mA (max)	100mA (max)	100mA (max)	100mA (max)
Aux Mode	o.7A (max)	1.1A (max)	1.5A (max)	3.3A (max)	6.3A (max)
Main Mode	1.25A (max)	2.1A (max)	2.9A (max)	6.6A (max)	12.5A (max)
Capacitive Load	500μF (max)	500μF (max)	1000μF (max)	1000μF (max)	2000μF (max)

**Note:** While cards may draw up to the published power ratings, the baseboard vendor shall evaluate its cooling capacity for each slot power envelope.

#### 3.11 Hot Swap Considerations for 12V and 3.3V Rails

For baseboards that support system hot (powered on) add-in card insertions and extractions, the system implementer shall consider the use of hotswap controllers on both the 12Vmain/aux and 3.3Vaux pins to prevent damage to the baseboard or the add-in card. Hotswap controllers help with inrush current limiting while also providing overcurrent protection, undervoltage and overvoltage protection capabilities.

The hotswap controller may gate the 12Vmain/aux and 3.3Vmain/aux based on the PRSNTB[3:0]# value. Per Section 3.6.3, a card is present in the system when the encoded value is not ob1111. The PRSNTB[3:0]# may be AND'ed together and connected to the hotswap controller to accomplish this result. Per the OCP NIC 3.0 mechanical definition (Section XXX), the present pins are short pins and engage only when the card is positively seated.

Baseboards that do not support hot insertion, or hot extractions may opt to not implement these features.

### 3.12 Power Sequence Timing Requirements

The following figure shows the power sequence of PRSNTB[3:0]#, 3.3Vaux, 12Vaux/12Vmain relative to PWRDIS, BIF[2:0]#, PERSTn\*, the add-in card power ramp and NIC\_PWR\_GOOD.

**Commented [NT15]:** 500UF/500UF/1000UF/1000UF/2000UF. Tentative. Waiting for recommended values from system



Figure 6033: Power Sequencing




Table 3733: Power Sequencing Parameters

Parameter	Value	Units	Description
T <sub>ss</sub>	20	ms	Max time between system 3.3Vaux and 12Vaux/main ramp to power stable.
T <sub>PL</sub>	</td <td>ms</td> <td>Max time between the NIC payload power ramp to NIC_PWR_GOOD assertion</td>	ms	Max time between the NIC payload power ramp to NIC_PWR_GOOD assertion
$T_{NPG}$	</td <td>ms</td> <td>Max time between NIC power stable and NIC_PWR_GOOD assertion.</td>	ms	Max time between NIC power stable and NIC_PWR_GOOD assertion.
T <sub>PVPERL</sub>	>100	ms	Max time between PWRDIS deassertion and PERST# deassertion. This value is from the PCIe CEM Specification, Rev 4.0.

### 4 Management

OCP NIC 3.0 card management is an important aspect to overall system management. This section specifies a common set of management requirements for OCP NIC 3.0 implementations. There are two three types of implementations (No Management Type, RBT Type, and MCTP TypeType 1 and Type 2) depending on the physical sideband management interfaces, transports, and traffic supported over different transports. An OCP NIC 3.0 implementation shall support at least one type of implementation for card management. A No Management implementation should not be used for an Ethernet add-in card

#### 4.1 Sideband Management Interface and Transport

OCP NIC 3.0 sideband management interfaces are used by a Management Controller (MC) or Baseboard Management Controller (BMC) to communicate with the NIC. <u>Table 38Table 34</u> summarizes the sideband management interface and transport requirements.

Table 3834: Sideband Management Interface and Transport Requirements

<del></del> 3,		
Requirement	RBT Type-1	MCTP Type 2
NC-SI 1.1 or later compliant RMII Based Transport (RBT)	Required	<del>Optional</del>
including physical interface defined in Section 10 of DSP0222.		
Both At least one of the following physical sideband interfaces:	Required	Required
SMBus 2.0		
PCIe VDM		
Management Component Transport Protocol (MCTP) Base 1.3 on both at least one of the following physical bindings:  • MCTP/SMBus (DSP0237 1.1)	Required	Required
MCTP/PCle VDM (DSP0238 1.1)		

### 4.2 NC-SI Traffic

DSP0222 defines two types of NC-SI traffic: Pass-Through and Control. <u>Table 39</u> summarizes the NC-SI traffic requirements.

Table 3935: NC-SI Traffic Requirements

Requirement	RBT Type ±	MCTP Type-2
NC-SI Control over RBT (DSP0222 1.1 or later compliant)	Required	<del>Optional</del>
NC-SI Control over MCTP (DSP0261 1.2 or later compliant)	<del>Optional</del>	Required
NC-SI Pass-Through over RBT (DSP0222 1.1 or later compliant)	Required	<del>Optional</del>
NC-SI Pass-Through over MCTP (DSP0261 1.2 or later	<del>Optional</del>	Optional Recom
compliant)		<u>mended</u>

### 4.3 Management Controller (MC) MAC Address Provisioning

An OCP NIC 3.0 add-in card shall provision one or more MAC addresses for Out-Of-Band (OOB) management traffic. The number of MC MAC addresses provisioned is implementation dependent. These MAC addresses are not exposed to the host(s) as available MAC addresses. The MC is not required to use these provisioned MAC addresses. Table 40 Table 36 summarizes MC MAC addresses provisioning requirements.

**Commented [PCK16]:** I think it's more clear to give the two manageability types names.

**Commented [PCK17]:** It maybe be more clear to leave these cells blank. This does not mean you can't implement them but in this case! think we need to focus the reader attention on what is required.

**Commented [PCK18]:** When PCIe is implemented, I expect that SMBUS is also required for the aux power state so I suggest stating that both SMBUS and PCIe are required for MCTP cards.

**Commented [HS20]:** Split SMBus 2.0 and PCle VDM into two requirements. Make SMBus 2.0 is mandatory and PCle VDM optional.

**Commented [PCK19]:** Many current Intel products do not support MCTP over PCle at the same time as RBT. We would like to create RBT cards that don't require PCle

**Commented [HS21]:** For non-NIC use cases, put a caveat to allow the use of RBT without pass-through.

**Commented [HS22]:** Add a conditional requirement that MAC address provisioning is required is NC-SI pass-through is supported. Applies to Type 2 mainly.



#### Table 4036: MC MAC Address Provisioning Requirements

Requirement	RBT Type-1	MCTP Type 2
One or more MAC Addresses shall be provisioned for the MC.	Required	<del>Optional</del>
Support at least one of the following mechanism for provisioned Required Optio		<del>Optional</del>
MC MAC Address retrieval:		
NC-SI Control/RBT (DSP0222 1.1 or later compliant)		
NC-SI Control/MCTP (DSPo2611.2 or later compliant)		

### 4.4 Temperature Reporting

An OCP NIC 3.0 implementation can have several silicon components including one or more ASICs implementing NIC functions and one or more optical modules providing physical network media connectivity. It is important for the system management that temperatures of these components can be retrieved over sideband interfaces. <u>Table 41</u>Table 37 summarizes temperature reporting requirements.

Table 4137: Temperature Reporting Requirements

Requirement	RBT Type-1	MCTP Type-2
ASIC Temperature Reporting	Required Reco	Recommended
	<u>mmended</u>	Required
Optical Modules Temperature Reporting	Optional Recom	<u>Recommended</u>
	<u>mended</u>	<del>Optional</del>
Support at least one of the following mechanisms for ASIC	Recommended	<u>Recommended</u>
temperature reporting:	Required	Required
NC-SI Control (DSP0222 1.1 or later compliant)		
<ul> <li>PLDM for Platform Monitoring and Control (DSP0248 1.1</li> </ul>		
compliant)		
		0
TMP421 emulation over SMBus 2.0		
Support at least one of the following mechanisms for optical	Optional Recom	<u>Recommended</u>
modules temperature reporting:	<u>mended</u>	<del>Optional</del>
NC-SI Control (DSP0222 1.1 or later compliant)		
PLDM for Platform Monitoring and Control (DSP0248 1.1		
compliant)		
•		
Where the temperature sensor reporting function is	<u>Required</u>	<u>Required</u>
implemented, the temperature reporting accuracy on the card		
shall be within ±3°C		

### 4.5 Power Consumption Reporting

An OCP NIC 3.0 implementation may be able to report the power consumed by ASICs implementing NIC functions. It is important for the system management that the information about the power consumption can be retrieved over sideband interfaces. <u>Table 42Table 38</u> summarizes power consumption reporting requirements.

**Commented [PCK23]:** I'd like to make this recommended. I want to be able to implement Intel's low power network controller that may not have this implemented.

**Commented [HS24]:** This should be required if supported.

**Commented [HS25]:** Can we mandate only one method? Need to poll the community.

Commented [HS26]: Remove it.

Table 4238: Power Consumption Reporting Requirements

Requirement	RBT Type-1	MCTP Type 2
ASIC Power Consumption Reporting Optional C		Optional
Support at least one of the following mechanisms for ASIC power	Optional	Optional
consumption reporting:		
NC-SI Control (DSP0222 1.1 or later compliant)		
PLDM for Platform Monitoring and Control (DSP0248 1.1		
compliant)		

### 4.6 Link Status/Speed Reporting

Link status/speed reporting is important for network operations and link management. <u>Table 43</u>Table 39 summarizes link status and speed reporting requirements.

### Table 4339: Link Status/Speed Reporting Requirements

Requirement	RBT Type 1	MCTP Type 2
Link Status Reporting	Required	Required
Support at least one of the following mechanisms for reporting the link status:  NC-SI Control (DSP0222 1.1 compliant)  PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)	Required	Required
Link Speed Reporting	Required	Required
Support at least one of the following mechanisms for reporting the link speed:  NC-SI Control (DSP0222 1.1 compliant)  PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)	Required	Required

## 4.7 Pluggable Module Status Reporting

Pluggable modules like optical modules or direct attach cables are used to connect OCP NIC to physical media. It is important to know the presence of pluggable modules and information about insertion/deletion of pluggable modules. <u>Table 44 Table 40</u> summarizes pluggable module status reporting requirements.

Table 4440: Pluggable Module Status Reporting Requirements

Requirement	RBT Type +	MCTP Type 2
Pluggable Module Presence Reporting	Optional Reco	Recommended
	<u>mmended</u>	<del>Optional</del>
Support at least one of the following mechanisms for reporting	Recommended	Recommended
the pluggable module presence status:	<del>Optional</del>	<del>Optional</del>
NC-SI Control (DSP0222 1.1 or later compliant)		ļ

**Commented [HS27]:** Should we remove this section or mandate PLDM only?

Commented [HS28]: Should we make it mandatory?



PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)		
Pluggable Module Insertions/Deletions Reporting	Recommended Optional	Recommended Optional
Support at least one of the following mechanisms for reporting the pluggable module insertions/deletions:  NC-SI Control (DSP0222 1.1 or later compliant)  PLDM for Platform Monitoring and Control (DSP0248 1.1 compliant)	Recommended Optional	Recommended Optional

### 4.8 Out-Of-Band Firmware Update

An OCP implementation can have different types of firmware components for data path, control path, and management path operations. It is desirable that OCP NIC 3.0 implementations support an OS-independent Out-Of-Band mechanism for the firmware update. <u>Table 45</u>Table 41 summarizes out-of-band firmware update requirements.

Table 4541: Out-Of-Band Firmware Update Requirements

Requirement	RBT Type-1	MCTP Type 2
Support PLDM for Firmware Update (DSPo267 1.0 compliant)	Optional	Optional

#### 4.9 NC-SI Over RBT Sideband Interface

NC-SI Over RBT provides a low speed management path for the add-in card. This is implemented via RMII pins between the BMC and the add-in card. NC-SI Over RBT is the recommended management method for OCP NIC 3.0 cards. Protocol and implementation details can be found in the DMTF DSP0222 standard.

#### 4.9.1 NC-SI Over RBT Addressing

NC-SI Over RBT capable devices must use a unique Package ID to ensure there are no addressing conflicts.

Baseboards use the Slot\_ID pin on the Primary Connector for this identification. The Slot\_ID value may be directly connected to GND (Slot ID = 0), or pulled up to 3.3Vaux (Slot ID = 1).

For add-in cards, Package ID[2:0] is a 3-bit field and is encoded in the NC-SI Channel ID as bits [7:5]. Package ID[2] is defaults to obo in the NC-SI specification, but is optionally configurable if the target silicon supports configuring this bit. Package ID[1] is connected to the SLOT\_ID pin and is directly connected to the Slot\_ID pin. Package ID[0] is set to obo for Network Silicon #o. For OCP NIC 3.0 add-in cards with two discrete silicon instances, Package ID[1] is set to ob1. Refer to the endpoint device datasheet for details on the Package ID configuration options.

Up to four silicon devices are supported on the bus if only Package ID[1:0] is configurable (e.g. Package ID[2] is statically set to obo). Up to eight silicon devices are supported on the NC-SI bus if Package ID[2:0] are all configurable. Refer to the DMTF DSP0222 standard for more information.

Commented [HS29]: Make it mandatory

Open Compute Project • NIC • 3.0

Rev\_0.<del>01</del>50

#### 4.9.2 Arbitration Ring Connections

For baseboards that implement two or more Primary Connectors, the NC-SI Over RBT arbitration ring may be connected to each other. The arbitration ring must support operation with a one card, or both cards installed.



Figure 49 Figure 22 shows an example connection with dual Primary Connectors.

### 4.10 SMBus 2.0 Interface

The SMBus provides a low speed management bus for the add-in card. The FRU EEPROM and on-board temperature sensors are connected on this bus. Additionally, network controllers may utilize the SMBus interface for NC-SI over MCTP. Proper power domain isolation shall be implemented on the NIC.

Note: The preferred network controller management path is NC-SI Over RBT, as described in Section 4.9. Silicon devices may offer both a SMBus and NC-SI Over RBT interface. In such instances, the add-in card developer shall choose NC-SI Over RBT.

#### 4.10.1 SMBus Address Map

All predefined SMBus addresses for OCP NIC 3.0 are shown in <u>Table 46Table 42</u>. Baseboard and add-in card designers must ensure additional devices do not conflict. The addresses shown are in 8-bit format and represent the read/write address pair.

Table 4642: Power Sequencing Parameters

Address (8-bit)	Device	Notes
ox <mark>TBD</mark>	Network	Value dependent on NIC vendors.
	Controller IC	
<del>ox3E / ox3F</del>	Emulated	Emulated TMP421 Temperature sensor.
	<del>Temperature</del>	
	Sensor	Optional. Thermal reporting is emulated from the target
		device. The communication interface is over SMBus and is
		compliant to the TMP421 register definition.
ox98/ox99	Temperature	TMP422/423 Temperature sensor
	Sensor	
		Optional. Used for remote on-die thermal sensing.
		Optional. Powered from Aux power domain.
ox9E/ox9F	Temperature	TMP421 Temperature sensor.
	Sensor	
		Optional. Used for remote on-die thermal sensing.
		Optional. Powered from Aux power domain.
oxAo/oxA1-SLOTo	EEPROM	On-board FRU EEPROM.
oxA2 / oxA3 <u>– SLOT1</u>		
		Mandatory. Powered from Aux power domain.
		The EEPROM ADDRo pin shall be connected to the
		SLOT ID pin on the add-in card gold finger to allow two NIC
		add-in cards to exist on the same I <sup>2</sup> C bus.

### 4.11 FRU EEPROM

#### 4.11.1 FRU EEPROM Address, Size and Availability

The FRU EEPROM provided for the baseboard to determine the card type and is directly connected to the SMBus on the card edge. Only one EEPROM is required for a single physical add-in card regardless

**Commented [HS30]:** Can we agree on one method for discovering SMBus slave address? SMBus ARP support? Hemal/Yuval to draft text.

Commented [TN31]: Should we pre-define a range?

**Commented [JN32]:** Ws#9: Need to add one address for 2x NIC on same bus with SLOT\_ID

**Commented [HS33]:** Should PLDM for FRU data transfer be specified? Hemal to take a look at PLDM for FRU spec mandatory requirements and optional requirements as they apply to OCP NIC 3.o.

of the PCIe width or number of physical card edge connectors it occupies. The FRU EEPROM shall be connected to the Primary connector SMBus.

The EEPROM is addressable at oxA2/oxA3 for the write/read pair in 8-bit format. The size of EEPROM is <a href="4kbits"><u>4kbits</u></a> for the base EEPROM map. Add-in card suppliers may use a larger size EEPROM if needed to store vendor specific information.

The FRU EEPROM is readable in all three power states (ID mode, AUX(S5) mode, and MAIN(So) mode.

#### 4.11.2 FRU EEPROM Content Requirements

The FRU EEPROM shall follow the data format specified in the IPMI Platform Management FRU Information Storage Definition v1.2. Use OEM record oxCo, offset oxo1 through oxo5 to store specific records for the OCP NIC.

Table 4743: FRU EEPROM Record – OEM Record oxCo, Offset oxoo

-	<del>=</del> 19
Offset o	Description
	Manufacturer ID, LS Byte first (3 bytes total)

## Table 4844: FRU EEPROM Record – OEM Record oxCo, Offset 0x01

Offset 1	Primary Connector PRSNTB [3:0]#
ob1110 (oxoE)	Follows Pinout; to be filled after the pinout table is fixed
ob1101 (oxoD)	
ob1100 (oxoC)	
ob1010 (0x0A)	
obo111 (0x07)	
obo110 (0x06)	
obo101 (0x05)	
obo100 (0x04)	
oboo11 (0x03)	
ob1011 (oxoB)	Not a valid reading – Wrong EEPROM programming
ob1111 (oxoF)	Not a valid reading – Wrong EEPROM programming
All others	RFU
No FRU device detected	No NIC connected / bad connection

#### Table 4945: FRU EEPROM Record – OEM Record oxCo. Offset 0x02

rubic 4943. 1 KO EEI KOM Keedid OEM Keedid oxed, Oliset oxes				
Offset 2	Secondary Connector PRSNTB [3:0]#			
ob1110 (oxoE)	Follows Pinout; to be filled after the pinout table is fixed			
ob1101 (0xoD)				
ob1100 (0xoC)				
ob1010 (0x0A)				
obo111 (0x07)				

### Commented [JN34]:

To be refreshed; may match to present pin decode table.

**Commented [HS35]:** This allows a NIC implementation to declare what connector pins are populated.



obo110 (0x06)	
obo101 (0x05)	
obo100 (0x04)	
oboo11 (0x03)	
ob1011 (0x0B)	Not a valid reading – Wrong EEPROM programming
ob1111 (oxoF)	Not a valid reading – Wrong EEPROM programming
All others	RFU
No FRU device detected	No NIC connected / bad connection

#### Table 5046: FRU EEPROM Record – OEM Record oxCo, Offset 0x03

Offset 3	Card max power in Aux(S <sub>5</sub> )			
oxo1 - oxFE	Hex format in Watts when NIC is in AUX(S <sub>5</sub> ) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.			
oxFF	Invalid entry			
0X00	Invalid entry			

#### Table 5147: FRU EEPROM Record – OEM Record oxCo, Offset 0x04

Offset 4	Card max power in Main(So)		
oxo1 - oxFE	Hex format in Watts when NIC is in Main (So) mode; LSB = 1x Watt; roundup to the nearest Watt for fractional values.		
oxFF	Invalid entry		
0X00	Invalid entry		

#### Table 5248: FRU EEPROM Record – OEM Record oxCo, Offset 0x05

Offset 5	Thermal Reporting Interface			
0X01	Emulated thermal reporting on SMBus			
0X02	Remote on-die sensor with TMP421 on SMBus			
0X04	PLDM thermal reporting via NC-SI over RBT			

### 4.12 FW Requirements

#### (Editors note (Jia): Tentative list; collecting feedback)

### 4.12.1 Firmware Update

— The OCP NIC 3.0 add-in card shall support device firmware upgrades from the BMC controller.

#### 4.12.2 Secure Firmware

- 5. The OCP NIC 3.0 add-in card shall support secured firmware.
- 6. Where the secured firmware feature is enabled, the OCP NIC 3.0 add-in card shall allow only update and execute signed firmware.

### 4.12.3 Firmware Queries

**Commented [HS36]:** Combine this section with 4.8. Define secure firmware including secure boot and secure firmware update. Refer to NIST spec. Need to specify it in the way that allows a NIC to be deployed in a platform where secure firmware updated in not allowed. Define firmware referred to here. For smart NIC type of use case, there are multiple types of firmware. Add text for ROM based firmware.

Open Compute Project • NIC • 3.0

Rev\_o.<del>01</del>50

The OCP NIC 3.0 add-in card shall allow queries to obtain the firmware version, device model, and device ID via in-band and out-of-band interfaces without impacting NIC function and performance of said paths.

#### 4.12.4 Multi-Host Firmware Queries

- 8. A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle concurrent in-band queries from multiple hosts and out-of-band access from the BMC the management status and firmware, device model, and device ID information.
- 9. A multi-host capable OCP NIC 3.0 add-in card shall only permit one entity to perform write accesses to NIC firmware at a time, without creating contention.
- 40. A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle exceptions when more than one entity attempts to perform concurrent NIC firmware writes.

### 4.13 Thermal Reporting Interface

The OCP NIC 3.0 thermal reporting interface is defined on the primary connector SMBus or via NC-SI over RBT depending on the implementation method described in this section.

This requirement improves the system thermal management and allows the baseboard management device to access key component temperatures on an OCP NIC.

There are three defined methods to implement thermal reporting described in this section: emulated thermal reporting, remote on-die sensing and via Platform Level Data Model (PLDM).

Emulated thermal reporting and remote on-die sensing the two methods defined in OCP NIC 2.0 and is used in the current 3.0 spec release. In both cases, the BMC treats the temperature sensors as a TI/TMP421 (or equivalent) device. The emulated temperature sensor is accessible at slave address ox3E/ox3F as the read/write pair in 8-bit format over the SMBus.

The third reporting method is using PLDM. This is the recommend implementation for OCP NIC 3.o. PLDM uses the NC-SI over RBT as the underlying protocol.

A thermal reporting interface is required for all OCP NIC 3.0 complaint cards with a TDP > 10W.

Thermal reporting interface shall be accessible in AUX(S<sub>5</sub>) mode, and MAIN(S<sub>0</sub>) mode.

#### 4.13.1—Emulated Thermal Reporting

Emulated Thermal Reporting requires each OCP NIC 3.0 compliant device to emulate its key temperatures following the TI/TMP421 (or equivalent) register mapping\*. The slave address ox3E/ox3F as the read/write pair in 8 bit format over the Primary Connector SMBus.

The baseboard will threat the thermal sensor as a TMP421. The baseboard BMC controller must use two separate reads to obtain the MSB and LSB of temperature data. This information is used for system thermal monitoring and fan speed control.


**Commented [HS37]:** This section needs to be combined with 4.4.

<sup>\*</sup>TMP421 specification: http://www.ti.com/lit/ds/sbos398c/sbos398c.pdf



There are two temperatures for TMP421 register mapping—remote channel 1 and local. Remote channel 1 is typically used to represent key controller temperature of the card. This measures the temperature using a remote diode. The local channel is typically used to represent highest of other key components temperature on the card, such as highest temperature of active cable module.

An implementation block diagram is shown in Figure 34.



If an additional temperature sensitive device needs monitoring, the emulated controller can be changed to a TMP422/TMP423 in addition to the register map. The TMP422/TMP423 slave address of emulated device is always ox3E/ox3F as a read/write 8 bit address pair.

The vendor ID and device ID are mapped to offset oxFE and oxFF for the BMC to detect card types.

Power reporting and power capping are mapped to offset oxF2 and oxF3 as an optional feature to achieve device power monitoring and power capping level setting.

Table 49: describes the register implementation requirement for emulated method.

Table 49: Implementation Requirement for TMP421 Registers

	Offset	<del>Description</del>	Original TMP offset	Implementation requirement for emulated method
- 1				

Commented [JN38]: Needs update

## Open Compute Project • NIC • 3.0

Rev\_o.<del>01</del>50


			` <b> </b>	
		¥	Represents highest temperature of all other key components	
өхө	Local Temperature (High Byte)		Required if any of the other key components or modules are critical for thermal design	
			Otherwise it is an optional offset and return oxoo if not used	
<del>0X1</del>	Remote Temperature 1 (High Byte)	¥	Required; represent temperature of main controller	
<del>0X2</del>	Remote Temperature 2 (High Byte)	¥	Optional; represent temperature of key component 1; return 0x00 if not used	
<del>0X3</del>	Remote Temperature 3 (High Byte)	¥	Optional; represent temperature of key component 2; return oxoo if not used	
<del>0x8</del>	Status Register	¥	Not required	
<del>0X9</del>	Configuration Register 1	¥	Not required; Emulated behavior follows SD=0, Temperature Range=0	
өхөА	Configuration Register 2	¥	Required; follow TMP <sub>423</sub> datasheet to declare the channel supported; RC=1	
өхөВ	Conversion Rate Register	¥	Not required; Equivalent emulated conversion rate should be >2 sample/s	
<del>oxoF</del>	One-Shot Start	¥	Not required	
<del>0X10</del>	Local Temperature (Low Byte)	¥	Optional; return oxoo if not used	
<del>0X11</del>	Remote Temperature 1 (Low Byte)	¥	Optional; return oxoo if not used	
<del>0X12</del>	Remote Temperature 2 (Low Byte)	¥	Optional; return oxoo if not used	
<del>0X13</del>	Remote Temperature 3 (Low Byte)	¥	Optional; return oxoo if not used	
<del>0X21</del>	N Correction 1	¥	Not required	
<del>0X22</del>	N Correction 2	¥	Not required	
<del>0X23</del>	N Correction 3	¥	Not required	
<del>oxFo</del>	Manufacturer ID(High Byte)	N	High byte of PCle vendor ID, if using emulated temperature sensor method	
<del>0xF1</del>	Device ID(High Byte)	N	High byte of PCIe device ID, if using emulated temperature sensor method	
<del>0xF2</del>	Power reporting	N	Optional; card power reporting; 1LSB=1W; Read only	
oxF3	Power capping	N	Optional; card power capping; 1LSB=1W; Read/Write	
<del>oxFC</del>	Software Reset	¥	Not required	
<del>oxFE</del>	Manufacturer ID	<del>Y(redefined)</del>	Low byte of PCle vendor ID, if using emulated temperature sensor method	
<del>oxFF</del>	<del>Device ID</del>	<del>Y(redefined)</del>	Low byte of PCIe device ID, if using emulated temperature sensor method	
	- t		1	

4.13.24.13.1 Remote on-die sensing

**Commented [HS39]:** Should we remove this section? Need agreement pending Intel comments.



Alternatively, one TMP421 sensor can be used to do on die temperature sensing for IC with thermal diode interface with TMP421 remote sensing channel; Connection diagram is shown in <u>Figure 61Figure</u> 35. For add-in cards that require more than one remote on-die sense point, a TMP422/TMP423 can be used and slave address is 0x98/0x99 (8-bit).



Commented [JN40]: Update pin # of diagram

Open Compute Project • NIC • 3.0

Rev\_o.<del>01</del>50

### 4.13.3 PLDM Method

Placeholder; needs other editors' help.

### 4.13.4—Thermal reporting accuracy

The recommended accuracy for temperature sensors on the card is ±3°C



# 5 Data Network Requirements

#### 5.1 Network Boot

OCP NIC 3.0 shall support network booting in uEFI system environment with both IPv4 and IPv6 network booting.

For UEFI booting, below features are required (tentative list; collecting feedback)

- EFI\_DRIVER\_BINDING\_PROTOCOL (for starting and stopping the driver)
- EFI\_DEVICE\_PATH\_PROTOCOL (provides location of the device)
- EFI\_MANAGED\_NETWORK\_SERVICE\_BINDING\_PROTOCOL (asynchronous network packet I/O services)
- EFI\_DRIVER\_DIAGNOSTICS2\_PROTOCOL & EFI\_DRIVER\_DIAGNOSTICS\_PROTOCOL (driver will allow the UEFI shell command *drvdiag* to perform a cursory check of the connections managed by the driver)
- Human Interface Infrastructure (HII) protocols
- EFI\_DRIVER\_HEALTH\_PROTOCOL
- EFI\_FIRMWARE\_UPDATE\_PROTOCOL

# Routing Guidelines and Signal Integrity Considerations

### 6.1 NC-SI Over RBT

For the purposes of this specification, the min and max electrical trace length of the NC-SI signals shall be between 2 inches and 4 inches. The traces shall be implemented as 50 Ohm impedance controlled nets.

### 6.2 PCle

This section is a placeholder for the PCIe routing guidelines and SI considerations.

Add-in card suppliers shall follow the PCIe routing specifications.

At this time, the OCP NIC subgroup is working to identify and agree to the channel budget for an add-in card and leave sufficient margin for the baseboard.

Refer to the PCIe CEM and PCIe Base specifications for end-to-end channel signal integrity considerations.

- Commented [JN41]:

  1. Discussion point of 1<sup>st</sup> draft (define or not define in 1.00?)

  2. Anything other than loss and impedance shall be defined to be complete

Commented [TN42]: Point to the PCIe spec for the electrical specs (See PCIe CEM Section 6.3.x. 4.7.x, 4.8) and SFF-TA-1002.



### 7 Thermal and Environmental

#### 7.1 Environmental Requirements

Specifics are not included to permit adoption of OCP 3.0 NIC in systems with varying thermal requirements and boundary conditions. The system adopting OCP NIC should define air flow direction, local approach air temperature and speed to the NIC, operational altitude and relative humidity.

For example, a system configured with I/O facing the cold aisle, can specify approach air temperature and speed of 35°C and 200 LFM respectively, with airflow impinging on the I/O modules first and an operational altitude of 6000 feet.

#### 7.1.1 Thermal Reporting interface

[Link to 4.6; this session can be incorporated into Chapter 4.6] The NIC should support temperature reporting for key components on the card (including readings from active I/O modules). To improve thermal efficiency, the recommended accuracy for temperature sensors on the card is  $\pm 3^{\circ}$ C. A power reporting interface is optional for low-power NICs (less than 10W), but strongly recommended for higher-powered NICs.

#### 7.1.2 Thermal Simulation Boundary Example

Placeholder for the link to upcoming test fixture documentation (under development).

### 7.2 Shock & Vibration

This specification does not cover the shock and vibration testing requirements for an OCP NIC 3.0 add in card or its associated baseboard systems. OCP NIC 3.0 components are deployed in various environments. It is up to each add-in card and baseboard vendor to decide how the shock and vibration tests shall be done.

#### 7.3 Regulatory

An OCP NIC 3.0 add-in card shall meet the following compliance requirements:

- RoHS 2 Directive (2011/65/EU) aims to reduce the environmental impact of electronic and
  electrical equipment (EEE) by restricting the use of certain hazardous materials. the substances
  banned under RoHS are lead, mercury, cadmium, hexavalent chromium, polybrominated
  biphenyls, polybrominated diphenyl ether, and four phthalates.
- REACH Regulation (EC) No 1907/2006 addresses the production and use of chemical substances
  and their potential impact on human health and the environment.
- Waste Electrical and Electronic Equipment ("WEEE") Directive (2012/19/EU) mandates the treatment, recovery and recycling of EEE.
- The Persistent Organic Pollutants Regulation (EC) No. 850/2004 bans production, placing on the market and use of certain persistent organic pollutants.
- The California Safe Drinking Water and Toxic Enforcement Act of 1986 ("Prop 65") sets forth a list of regulated chemicals that require warnings in the State of California.

Commented [JN43]: Suggests edit here. Up to discussion

- The Packaging and Packaging Waste Directive 94/62/EC limits certain hazardous substances in the packaging materials
- Batteries Directive 2006/66/EC regulates the manufacture and disposal of all batteries and accumulators, including those included in appliances.
- CE
- FCC Class A

An OCP NIC 3.0 add-in card is recommended to meet below compliance requirements:

- Halogen Free: IEC 61249-2-21 Definition of halogen free: 900ppm for Br or Cl, or 1500ppm combined.
- Arsenic: 1000 ppm (or 0.1% by weight)
- Emerging: US Conflict Minerals law: section 1502 of the Dodd-Frank Act requires companies
  using tin, tantalum, tungsten, and gold ("3TG") in their products to verify and disclose the mineral
  source. While this does not apply to products that are used to provide services, such as
  Infrastructure hardware products, the OCP NIC Subgroup is considering voluntarily reporting of this
  information.
- 11. CE, CB, FCC Class A, WEEE, and RoHS requirements.



# 8 Revision History

Author	Description	Revision	Date
Thomas Ng Intel Corporation	Initial draft	0. <u><del>1</del>5</u>	12/ <mark>***22</mark> /2017