

OCP NIC 3.0 Design Specification

Version 0.01

Author: OCP Server Workgroup, OCP NIC subgroup



Table of Contents

1	Ove	rview		8
	<mark>1.1</mark>	<mark>Lice</mark>	ense	8
	1.2	Вас	kground	9
	1.3	Ack	knowledgements	10
	1.4	Ove	erview	10
		1.4.1	Mechanical Form factor overview	10
		1.4.2	Electrical overview	13
	1.5	Ref	erences	16
2	Car	d Form	Factor	17
	2.1	Ove	erview	17
	2.2	For	m Factor Options	17
	2.3	I/O	bracket	19
	2.4	Line	e Side I/O Implementations	19
	2.5	LEC) Implementations	20
	2.5.1 2.5.2		Baseboard LEDs Configuration Over the Scan Chain	20
			Add-in Card LED Configuration	21
		2.5.3	Add-in Card LED Ordering	23
	2.6	Me	chanical Keepout Zones	23
		2.6.1	Baseboard Keep Out Zones	23
		2.6.2	Add-in Card Keep Out Zones	23
	2.7	Lab	peling Requirements	24
	2.8	Insi	ulation Requirements	24
	2.9	NIC	Implementation Examples	24
	<mark>2.10</mark>	No.	n-NIC Use Cases	24
		<mark>2.10.1</mark>	PCIe Retimer card	24
		<mark>2.10.2</mark>	Accelerator card	24
		<mark>2.10.3</mark>	Storage HBA / RAID card	24
3	Car	d Edge	and Baseboard Connector Interface	24
	3.1	Gol	ld Finger Requirements	24

	3.1.1	.1.1 Gold Finger Mating Sequence			
3.2	I	Baseboard Connector Requirements			
3.3	I	Pin definition			
3.4	9	Signal Descriptions – Common	35		
	3.4.1	PCIe Interface Pins	35		
	3.4.2	PCIe Present and Bifurcation Control Pins	39		
	3.4.3	SMBus Interface Pins	41		
	3.4.4	Power Supply Pins	42		
	3.4.5	Miscellaneous Pins	44		
3.5	9	Signal Descriptions – OCP Bay (Primary Connector)	44		
	3.5.1	PCIe Interface Pins – OCP Bay (Primary Connector)	45		
	3.5.2	NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)	47		
	3.5.3	Scan Chain Pins – OCP Bay (Primary Connector)	<u>55</u> 54		
	3.5.4	Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)	. <u>6261</u>		
3.6	I	PCIe Bifurcation Mechanism	<u>63</u> 62		
	3.6.1				
	PRSN	NTB[3:0]#)	<u>6463</u>		
	3.6.2	PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)	<u>6463</u>		
	3.6.3	PCIe Bifurcation Decoder	<u>65</u> 64		
	3.6.4	Bifurcation Detection Flow	<u>67</u> 66		
	3.6.5	PCIe Bifurcation Examples	<u>68</u> 67		
3.7	I	PCIe Clocking Topology	<u>7473</u>		
3.8	I	PCIe Bifurcation Results and REFCLK Mapping	<u>76</u> 75		
3.9	I	Power Capacity and Power Delivery	<u>85</u> 84		
	3.9.1	AC Power Off	<u>85</u> 84		
	3.9.2	ID Mode	<u>85</u> 84		
	3.9.3	Aux Power Mode (S5)	<u>85</u> 84		
	3.9.4	Main Power Mode (S0)	<u>86</u> 85		
3.10) [Power Supply Rail Requirements	<u>86</u> 85		
3.13	1 I	Hot Swap Considerations for 12V and 3.3V Rails			
3.12		Power Sequence Timing Requirements			
Ma	_	ment			
4.1	I	NC-SI Over RBT Sideband Interface	<u>89</u> 88		



4.1.1	NC-SI Over RBT Addressing	<u>89</u> 88				
4.1.2	Arbitration Ring Connections	<u>89</u> 88				
4.2 S	MBus Interface	<u>90</u> 89				
4.2.1	SMBus Address Map	<u>90</u> 89				
4.3 N	1AC Address Requirements	<u>91</u> 90				
4.4 FI	ru eeprom	<u>91</u> 90				
4.4.1	FRU EEPROM Address, Size and Availability	<u>91</u> 90				
4.4.2	FRU EEPROM Content Requirements	<u>9290</u>				
4.5 F	W Requirements	<u>94</u> 92				
4.5.1	Firmware Update	<u>9492</u>				
4.5.2	Secure Firmware	<u>94</u> 93				
4.5.3	Firmware Queries	<u>95</u> 93				
4.5.4	Multi-Host Firmware Queries	<u>95</u> 93				
4.6 T	hermal Reporting Interface	<u>95</u> 93				
4.6.1	Emulated Thermal Reporting	<u>96</u> 94				
4.6.2	Remote on-die sensing	<u>100</u> 97				
<mark>4.6.3</mark>	PLDM Method	<u>102</u> 98				
4.6.4	Thermal reporting accuracy	<u>102</u> 98				
Data Net	work Requirement	<u>103</u> 99				
5.1 N	letwork Boot	<u>103</u> 99				
Routing 6	Guidelines and Signal Integrity Considerations	<u>104</u> 100				
6.1 N	IC-SI Over RBT	<u>104</u> 100				
6.2 P	CIe	<u>104</u> 100				
Thermal a	and Environmental	<u>105</u> 100				
7.1 E	nvironmental Requirements	<u>105</u> 100				
7.1.1	Thermal Reporting interface	<u>105</u> 100				
7.1.2	Thermal Simulation Boundary Example	<u>105</u> 101				
7.2 S	hock & Vibration	<u>105</u> 101				
7.3 R	7.3 Regulation					
Revision I	History	107 102				

List of Figures

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports	9
Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM	10
Figure 3: Small and Large Card Form-Factors (not to scale)	11
Figure 4: Example Small Card Form Factor	17
Figure 5: Example Large Card Form Factor	18
Figure 6: Primary Connector (4C + OCP Bay) with 4C and 2C Add-in Cards	19
Figure 7: LED Ordering – Example Small Card Link/Activity and Speed LED Placement	23
Figure 8: Bottom Side Insulator and Mechanical Envelope	24
Figure 9: Small Size Primary Connector Gold Finger Mating Card Dimensions – x16 – Top Side	25
Figure 10: Small Size Primary Connector Gold Finger Mating Card Dimensions – x16 – Bottom Side	25
Figure 11: Large Size Card Gold Finger Mating Card Dimensions – x32 – Top Side	<u>26</u> 2
Figure 12: Large Size Card Gold Finger Mating Card Dimensions – x32 – Bottom Side	<u>26</u> 2
Figure 13: 168-pin Base Board Primary Connector – Right Angle	28
Figure 14: 140-pin Base Board Secondary Connector – Right Angle	<u>29</u> 2
Figure 15: 168-pin Base Board Primary Connector – Straddle Mount	<u>29</u> 28
Figure 16: 140-pin Base Board Secondary Connector – Straddle Mount	<u>29</u> 28
Figure 17: Primary and Secondary Connector Locations for Large Card Support	<u>29</u> 28
Figure 18: PCIe Present and Bifurcation Control Pins	40
Figure 19: Example Power Supply Topology	43
Figure 20: NC-SI Over RBT Connection Example – Single Primary Connector	<u>52</u> 51
Figure 21: NC-SI Over RBT Connection Example – Dual Primary Connector	<u>53</u> 52
Figure 22: Scan Bus Connection Example	<u>61</u> 60
Figure 23: PCIe Bifurcation Pin Connections Support	63
Figure 24: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)	<u>68</u> 67
Figure 25: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)	<u>69</u> 68
Figure 26: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)	<u>70</u> 69
Figure 27: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)	<u>71</u> 70
Figure 28: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)	<u>73</u> 72
Figure 29: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards	<u>74</u> 73
Figure 30: PCIe Interface Connections for a 4 x4 Add-in Card	<u>75</u> 74
Figure 31: Baseboard Power States	<u>85</u> 84
Figure 32: Power Sequencing	
Figure 33: Block Diagram for Emulated Thermal Reporting	<u>97</u> 9
Figure 34: <mark>Block Diagram for Remote on-die Sensing</mark>	<u>100</u> 97



List of Tables

Table 1: OCP 3.0 Form Factor Dimensions	11
Table 2: Baseboard to OCP NIC Form factor Compatibility Chart	12
Table 3: OCP NIC 3.0 Card Definitions	19
Table 4: OCP 3.0 Line Side I/O Implementations	19
Table 5: Baseboard LED Configurations with Two Physical LEDs per Port	21
Table 6: Add-in Card LED Configuration with Two Physical LEDs per Port	22
Table 7: Contact Mating Positions for the Primary and Secondary Connectors	26
Table 8: Primary Connector Pin Definition (x16) (4C + OCP Bay)	<u>3029</u>
Table 9: Secondary Connector Pin Definition (x16) (4C)	33
Table 10: Pin Descriptions – PCIe 1	35
Table 11: Pin Descriptions – PCIe Present and Bifurcation Control Pins	39
Table 12: Pin Descriptions – SMBus	41
Table 13: Pin Descriptions – Power	42
Table 14: Pin Descriptions – Miscellaneous 1	44
Table 15: Pin Descriptions – PCIe 2	45
Table 16: Pin Descriptions – NC-SI Over RBT	47
Table 17: Pin Descriptions – Scan Chain	<u>55</u> 54
Table 18: Pin Descriptions – Scan Chain DATA_OUT Bit Definition	<u>57</u> 56
Table 19: Pin Descriptions – Scan Bus DATA_IN Bit Definition	<u>58</u> 57
Table 20: Pin Descriptions – Miscellaneous 2	<u>62</u> 61
Table 21: PCIe Bifurcation Decoder for x16 and x8 Card Widths	<u>66</u> 65
Table 22: PCIe Clock Associations	<u>74</u> 73
Table 23: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)	<u>77</u> 76
Table 24: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)	<u>78</u> 77
Table 25: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0	b000). <u>79</u> 78
Table 26: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)	<u>80</u> 79
Table 27: Bifurcation for Single Host, Four Sockets and Dual Upstream Links (BIF[2:0]#=0b010)	<u>81</u> 80
Table 28: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)	<u>82</u> 81
Table 29: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)	<u>83</u> 82
Table 30: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)	<u>84</u> 83
Table 31: Power States	<u>85</u> 84
Table 32: Baseboard Power Supply Rail Requirements – Slot Power Envelopes	<u>86</u> 85
Table 33: Power Sequencing Parameters	<u>88</u> 87
Table 34: Power Sequencing Parameters	<u>90</u> 89
Table 35: FRU EEPROM Record – OEM Record 0xC0, Offset 0x00	<u>92</u> 90
Table 36: FRU EEPROM Record – OEM Record 0xC0, Offset 0x01	<u>92</u> 91
Table 37: FRU EEPROM Record – OEM Record 0xC0, Offset 0x02	<u>93</u> 91
Table 38: FRU EEPROM Record – OEM Record 0xC0, Offset 0x03	<u>9392</u>

Open Compute Project • NIC • 3.0

Rev0.01

Table 39: FRU EEPROM Record – OEM Record 0xC0, Offset 0x04	<u>94</u> 9
Table 40: FRU EEPROM Record – OEM Record 0xC0, Offset 0x05	<u>94</u> 9
Table 41: Implementation Requirement for TMP421 Registers	<u>99</u> 9



1 Overview

1.1 License

As of April 7, 2011, the following persons or entities have made this Specification available under the Open Web Foundation Final Specification Agreement (OWFa 1.0), which is available at http://www.openwebfoundation.org/legal/the-owf-1-0-agreements/owfa-1-0: Facebook, Inc.

You can review the signed copies of the Open Web Foundation Agreement Version 1.0 for this Specification at http://opencompute.org/licensing/, which may also include additional parties to those listed above.

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Commented [JN1]: May update lic to OCP hardware License (Permissive)

Reference:

http://www.opencompute.org/blog/request -for-comment-ocp-hardware-license-agreement/

1.2 Background

The OCP NIC 3.0 specification is a follow-on to the OCP 2.0 form-factor for PCIe add-in cards. The OCP NIC 3.0 specification supports two basic card sizes: Small Card, and Large Card. The Small Card allows for up to 16 PCIe lanes on the card edge while a Large Card supports up to 32 PCIe. Compared to the OCP NIC 2.0 release, the updated specification provides a broader solution space for NIC and system vendors to support the following use case scenarios:

- NICs with a higher TDP
- Support up to 80W of power delivery to a single connector (Small) card; and 150W to a dual connector (Large) card
- Support up to PCIe PCIe Gen4 and Gen5 on the system and add-in card
- Support for up to 32 lanes of PCIe per add-in card
- Support for single host and multi-host environments
- Support a greater board area for more complex add-in card designs
- Support for Smart NIC implementations with on-board DRAM
- · Simplification of FRU installation and removal while reducing overall down time

A representative Small Card OCP 3.0 NIC mezzanine card is shown in Figure 1 and a representative Large Card is shown in Figure 2.

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports







Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM



In order to achieve the features outlined in this specification, OCP 3.0 compliant cards are not backwards compatible to the 2.0 cards.

This specification is created under OCP Server workgroup – OCP NIC subgroup. An electronic copy of this specification can be found on the Open Compute Project website:

http://www.opencompute.org/wiki/Server/Mezz#Specifications_and_Designs

1.3 Acknowledgements

<mark>Placeholder</mark>

1.4 Overview

1.4.1 Mechanical Form factor overview

The OCP NIC 3.0 specification defines a third generation mechanical form factor that allows for interoperability between compliant baseboards and add-in cards.

OCP NIC 3.0 cards have two form factors – Small and Large. These cards are shown in Figure 3 below. The components shown in the figures are for illustrative purposes. The Small form factor card has one connector (Primary connector) on baseboard. The Large form factor card has two connectors (Primary Connector and Secondary Connector) on the baseboard. Both the Primary and Secondary connectors are defined in and compliant to SFF-TA-1002. [Editor's note: plan to submit change back to SFF-TA-1002]. On the NIC side, the card edge is implemented with gold fingers. The gold finger design follows SFF-TA-1002 as well.




Figure 3: Small and Large Card Form-Factors (not to scale)

The two form factor dimensions are shown in Table 1.

Table 1: OCP 3.0 Form Factor Dimensions

Form	Width	Depth	Primary	Secondary	Typical Use Case
Factor			Connector	Connector	



Small	W1 = 76	L = 115	4C + OCP	N/A	Low profile and general NIC
	mm	mm	sideband		with a similar profile as an
			168 pins		OCP NIC 2.0 add-in card;
					up to x16 PCIe.
Large	W2 = 139	L = 115	4C + OCP	4C	Larger PCB width to
	mm	mm	sideband	140 pins	support feature rich NICs;
			168 pins		up to x32 PCIe.

The OCP NIC 3.0 design allows downward compatibility between the two card sizes. Table 2 shows the compatibility between the baseboard and NIC combinations. A small size baseboard slot may only accept a small sized NIC. A Large size baseboard slot may accept a small or large sized NIC.

Table 2: Baseboard to OCP NIC Form factor Compatibility Chart

Baseboard	NIC Size / Supported PCIe Width			
Slot Size	Small	Large		
Small	Up to x16	Not Supported		
Large	Up to x16	Up to x32		

There are two baseboard connector options available for system designers: straddle mount and right angle (RA). The straddle mount connector option allows the OCP NIC and baseboard to exist in a co-planer position. To achieve this, a cutout exists on the baseboard and is defined in this specification. Alternatively, the right angle option allows the OCP NIC to be installed on top of the baseboard. A baseboard cutout is not required for the right angle connector. The right angle option allows the baseboard to use this area for additional routing or backside component placement. The straddle mount and right angle connectors are shown in Section 3.2.

For both the baseboard and OCP card, this specification defines the component and routing keep out areas. Refer to Section 2.6 for details.

Both the straddle mount and right angle implementations shall accept the same OCP add-in card and shall be supported in the baseboard chassis regardless of the baseboard connector

Open Compute Project • NIC • 3.0

Rev0.01

selection (right angle or straddle mount) so long as the baseboard slot side and add-in card sizes are a supported combination as shown in Table 2.

This specification defines the form factor at the add-in card level, including the front panel, latching mechanism and card guide features [TBD; pending on the Mechanical work across stakeholders].

More details about the card form-factor is shown in Section 2.

1.4.2 Electrical overview

This specification defines the electrical interface between baseboard and the add-in card.

The electrical interface is implemented with a right angle or straddle mount connector on baseboard and gold finger on the add-in card. As previously noted in the mechanical overview, each card may implement a Primary Connector or Primary + Secondary Connector. Cards using only the Primary connector are suitable for both the Small and Large form-factors and may support up to x16 lanes of PCIe. The Secondary connector, when used in conjunction with the Primary connector, allows Large form-factor implementations and may support up to 32 lanes of PCIe.

1.4.2.1 Primary Connector

The Primary connector provides all OCP specific management functions as well as up to 16 lanes of PCIe between the OCP NIC and the system motherboard.

Management Function Overview (OCP Bay):

- NC-SI RBT Sideband Interface
 - o 10/100 Mb/s RMII Datapath
 - o Arbitration Ring Control Bus
- Power management and status reporting
 - o Power disable
 - State change control
- SMBus
- Control / status serial bus

Commented [JD2]: Should additional sub sections be added after 1.4.2.2 to provide a brief overview / description for each major functional interface defined in the specification? (PCIe, NC-SI, Power Control, etc). If so I'll be happy to work on that.

Would this section benefit from a few high level block diagrams showing all the functional interfaces provided in the specification? I'll put some figures together if it seems worth it?



- NIC-to-Host status
 - Port LED Link/Activity
 - Environmental Indicators
- Host-to-NIC configuration Information
- Multi-host PCIe support signals (2x PCIe resets, 2x reference clocks)
- PCIe Wake signal

See Section 3.5 for a complete list of pin and function descriptions for the OCP Bay portion of the primary connector.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - Up to PCIe Gen 5 support
- 2x 100 MHz differential reference clocks
- Control signals
 - o 2x PCIe Resets
 - o Link Bifurcation Control
 - Card power disable/enable
- Power
 - o 12V /12V AUX
 - o 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.

1.4.2.2 Secondary connector

The secondary connector provides an additional 16 lanes of PCIe and their respective control signals.

PCIe Interface Overview (4C Connector):

- 16x differential transmit/receive pairs
 - o Up to PCIe Gen 5 support
- 2x 100 MHz differential reference clocks

- Control signals
 - o 2x PCIe Resets
 - Link Bifurcation Control
 - o Card power disable/enable
- Power
 - o 12V /12V AUX
- 3.3V AUX

See Section 3.4 for a complete list of pin and function descriptions for the 4C connector.



1.5 References

- DMTF Standard. DSP0222, Network Controller Sideband Interface (NC-SI) Specification.
 Distributed Management Task Force, Inc, Rev 1.0.1, January 24th, 2013.
- EDSFF. Enterprise and Datacenter SSD Form Factor Connector Specification. Enterprise and Datacenter SSD Form Factor Working Group, Rev 0.9 (draft), August 2nd 2017.
- IPMI Platform Management FRU Information Storage Definition, v1.2, February 28th, 2013.
- NXP Semiconductors. PC-bus specification and user manual. NXP Semiconductors, Rev 6, April 4th, 2014.
- Open Compute Project. OCP NIC Subgroup. Online. http://www.opencompute.org/wiki/Server/Mezz
- PCIe Base Specification. PCI Express Base Specification, Revision 4.0 (draft).
- PCIe CEM Specification. PCI Express Card Electromechanical Specification, Revision 4.0 (draft).
- SMBus Management Interface Forum. System Management Bus (SMBus) Specification.
 System Management Interface Forum, Inc, Version 3.0, December 20th, 2014.
- SNIA. SFF-TA-1002, Specification for Protocol Agnostic Multi-Lane High Speed Connector. SNIA SFF TWG Technology Affiliate, Rev 1.0, December 12th, 2017.

Commented [TN3]: References need to be correctly sited per MLA standards.

Q: How do we handle references to unpublished (draft) specifications?

2 Card Form Factor

2.1 Overview

2.2 Form Factor Options

OCP3.0 provides two fundamental form factor options: a small card (76mm \times 115mm) and a large card (139mm \times 115mm).

These form factors support a Primary Connector and optionally, a Secondary Connector. The Primary Connector is defined to be a SFF-TA-1002 compliant 4C connector plus a 28-pin bay for OCP 3.0 specific pins. The Secondary Connector is the 4C connector as defined in SFF-TA-1002. The 4C specification supports up to 32 differential pairs for a x16 PCIe connection per connector. For host platforms, the 28-pin OCP bay is required for the Primary connector. This is also mandatory for add-in cards.

The small card uses the <u>Primary 4C</u> connector <u>for to provide</u> up to a x16 PCIe interface <u>to the host</u>. The <u>small cards implement and additional 28-pin OCP bay for management functions and support for up to a four PCIe hosts carries sideband management interfaces as <u>well as OCP NIC 3.0 specific control signals for multi-host PCIe support</u>. The small size card provides sufficient faceplate area to accommodate up to 2x QSFP modules, 4x SFP modules, or 4x RJ-45 for BASE-T operation. The small card form factor supports up to <u>79W-80W</u> of delivered power to the card edge.</u>





Figure 4: Example Small Card Form Factor



The large card uses provides—the same—Primary 4C + OCP bay connector to provide the same functionality as the small card along with an additional Secondary 4C connector functionality as the small card, but with support up to provide up to a x32 PCIe interface. The large card utilizes both the Primary and Secondary connectors. The large size card supports higher power envelopes and provides additional board area for more complex designs. The small—large_card form factor supports up to 150W of delivered power to the card edge across the two connectors.

Figure 5: Example Large Card Form Factor



For both form-factors, an add-in card may optionally implement a subset of pins to support <u>up to a x8 PCIe connection</u>. This is implemented using a 2C card edge per SFF-TA-1002. The Primary Connector may support a 2C sized add-in card along with the 28 pin OCP bay. The following diagram from the SFF-TA-1002 specification illustrates the supported host Primary and Secondary Connectors and add-in card configurations.

Figure 6: Primary Connector (4C + OCP Bay) with 4C and 2C Add-in Cards




Table 3

Table 3 summarizes the supported card form factors. Small form factors cards support the Primary Connector and up to 16 PCIe lanes. Large form factor cards support both the Primary and Secondary Connectors and up to 32 PCIe lanes.

Table 3: OCP NIC 3.0 Card Definitions

Add in Card Size and	Secondary	Connector	Primary Connect		
max PCIe Lane Count	4C Connect	or, x16 PCIe	4C Connector, x16 PCIe		OCP Bay
Small (x8)				2C	OCP Bay
Small (x16)			4	С	OCP Bay
Large (x24)		2C	4C		OCP Bay
Large (x32)	4	С	4C		OCP Bay

2.3 I/O bracket

TBD < need input from OCP mechanical groups>

2.4 Line Side I/O Implementations

At the time of this writing, the Small and Large form-factor cards may implementations have been optimized to support the following standard line side I/O implementations:

Table 4: OCP 3.0 Line Side I/O Implementations

Commented [TN4]: This needs to be updated to show the OCP bay along with the secondary connector location...

Commented [JD5]: Will this section include details on any mechanical parts (modified faceplates, card blanks, etc) required to install a small card in a large slot? Or should another section call out any specific requirements?



Form Factor	Max Topology Connector Count
Small	2x QSFP28
Small	4x SFP28
Small	4x RJ-45
Large	TBD
Large	TBD
Large	TBD

Additional combinations are permissible as I/O form-factor technologies and thermal capabilities evolve.

2.5 LED Implementations

LEDs must be implemented on the card Scan Chain (as defined in Section 3.5.3) for remote link/activity indication on the baseboard and may optionally be implemented on the OCP NIC 3.0 I/O bracket if there is sufficient space for local indication. These two cases are described below. In both cases, the actual link rate may be directly queried through the management interface.

2.5.1 Baseboard LEDs Configuration Over the Scan Chain

A small form-factor OCP NIC 3.0 with a fully populated I/O bracket (2x QSFP28, 4x SFP28; or 4x RJ-45) has insufficient space for discrete on-board (faceplate) LED indicators. In this case, the line side link and activity LED indicators are implemented on the baseboard system via the Scan Chain. The Scan Chain bit stream is defined in Section 3.5.3. This LED implementation is required for all add-in cards. The baseboard LED implementation uses two discrete LEDs (Link/Activity and Speed indication). Table 5 describes the baseboard LED configuration for baseboard implementations.

Commented [JD6]: Maybe use a different name for the serial bus? Seeing the Scan Chain usually refers to JTAG? (Pretty minor comment though)

Table 5: Baseboard LED Configurations with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		
		When lit and solid, this LED is used to indicate the link is up
		at the MAC level. Local and Remote Faults are clear and the
		link is ready for data transmission.
		When the LED is off, the physical link is down or disabled.
		The LED should blink low for 50-500 ms during Packet
		Activity.
		The Link/Activity LED shall be located on the left hand side for
		each port.
Speed	Green	Active low. Multifunction LED.
	Off	
		The LED is Green when the port is linked at its maximum
		speed.
		The LED is off when the device is linked at a speed lower than
		the highest capable speed, or no link is present.
		The bicolor speed LED shall be located on the right hand side
		for each port.

At the time of this writing, the Scan Chain definition allows for up to one link/activity and one speed LED per port. A total of up to 8 ports are supported in the Scan Chain. The bit stream defines the LEDs to be active low (ON). The Scan Chain LED implementation allows the NIC LED indicators to be remotely located on the OCP 3.0 compliant chassis (e.g. front LED indicators with rear I/O cards).

2.5.2 Add-in Card LED Configuration



For low I/O count small form-factor cards without built in light pipes (such as 1x QSFP28, 2x SFP28), or a large form-factor OCP 3.0 NIC, where additional I/O bracket area is available, the card may optionally implement on-board link/activity indications in addition to the Scan Chain LED stream. The recommended local (on-card) LED implementation uses two physical LEDs (a discrete Link/Activity LED and a bi-colored Speed A/Speed B LED). Table 6 describes the add-in card LED implementations.

Table 6: Add-in Card LED Configuration with Two Physical LEDs per Port

LED Pin	LED Color	Description
Link /	Green	Active low. Multifunction LED.
Activity		
		When lit and solid, this LED is used to indicate the link is up
		at the MAC level. Local and Remote Faults are clear and the
		link is ready for data transmission.
		When the LED is off, the physical link is down or disabled.
		The LED should blink low for 50-500 ms during Packet
		Activity.
		The Link/Activity LED shall be located on the left hand side for
		each port_when the add-in card is viewed in the horizontal
		plane.
Speed	Green	Active low. Bicolor multifunction LED.
	Amber	
	Off	The LED is Green when the port is linked at its maximum
		speed.
		The LED is Amber when the port is linked at it second highest
		speed.
		The LED is off when the device is linked at a speed lower than
		the second highest capable speed, or no link is present.

Commented [TN7]: Mike@FB – amber will be used to indicate fault across all their platforms moving forward. Facebook will publish a new color schema specification.

The OCP NIC 3.0 group shall consider adopting the new color spec as appropriate.

Commented [NT8R7]: No change for now.


The Amber Speed LED indicator may be used for port identification through vendor specific link diagnostic software.

The bicolor speed LED shall be located on the right hand side for each port when the add-in card is viewed in the horizontal plane.

2.5.3 Add-in Card LED Ordering

For all LED use cases, the green Link/Activity LED shall be located on the left side for each port. The bicolor green/amber speed A/B LED shall be located on the right side for each port. (Note Speed B is only available for local (on-card) LEDs. The placement of the LEDs may be to the side of the physical port for the case with add-in cards. The LED port association shall be clearly labeled on the add-in card and on the baseboard.

Figure 7: LED Ordering – Example Small Card Link/Activity and Speed LED Placement



2.6 Mechanical Keepout Zones

2.6.1 Baseboard Keep Out Zones

TBD – Need keepout drawings and envelopes for small / large size baseboard including primary/secondary/rail keepouts/cutout for straddle mount/keepout for right angle.

2.6.2 Add-in Card Keep Out Zones

TBD – need keepout drawings and envelopes for small / large size NIC including primary/secondary/rail keepouts.



2.7 Labeling Requirements

TBD

Editor's note [TN 20171214]: Consider the following label attributes:

Label attributes are human (e.g. ASCII) and machine readable (e.g. barcode)

Add-in card MAC address shall be visible (used MAC address range, or base value)

Board Sserial number

2.8 Insulation Requirements

All cards must implement a secondary siden insulator to prevent the bottom side card components from shorting out to the chassis. The recommended insulator thickness is 0.25mm and must reside within the following mechanical envelope for the Small and Large size cards:

Figure 8: Bottom Side Insulator and Mechanical Envelope

TBD < need 2D drawings>

2.9 NIC Implementation Examples

<mark>TBD</mark>

2.10 Non-NIC Use Cases

"PCIe interface with extra management sideband"

2.10.1 PCIe Retimer card

2.10.2 Accelerator card

2.10.3 Storage HBA / RAID card

3 Card Edge and Baseboard Connector Interface

3.1 Gold Finger Requirements

The OCP NIC 3.0 add-in cards are compliant to the SFF-TA-1002 specification with respect to the gold fingers and connectors.

Small Size cards fit in the Primary Connector. Primary Connector compliant cards are 76mm x 115mm and may implement the full 168-pins. The Primary Connector cards may optionally implement a subset of gold finger pins if there is a reduced PCIe width requirement (such as 1 x8 and below). In this case, the card edge gold finger may implement a 2C design. The overall board thickness is 1.60mm. The gold finger dimensions for the Primary Connector compliant cards are shown below.

Large Size Cards support up to a x32 PCIe implementation and uses both the Primary and Secondary connectors.

For additional details, refer to the card and connector mechanical drawings located in XXX.

Note: The "B" pins on the connector are associated with the top side of the add-in card. The "A" pins on the connector are associated with the bottom side of the add-in card.

Figure <u>98</u>: Small Size Primary Connector Gold Finger Mating Card Dimensions – x16 – Top
Side




Figure <u>109</u>: Small Size Primary Connector Gold Finger Mating Card Dimensions – x16 – Bottom Side



<mark>TBD</mark>

Figure <u>11</u>10: Large Size Card Gold Finger Mating Card Dimensions – x32 – Top Side TBD

Figure <u>12</u>11: Large Size Card Gold Finger Mating Card Dimensions – x32 – Bottom Side TBD

3.1.1 Gold Finger Mating Sequence

Per the SFF-TA-1002 specification, the Primary and Secondary connectors are protocol agnostic and are optimized for high speed differential pairs. For use in the OCP NIC 3.0 application, some pin locations are used for single ended control nets or power and would benefit from a shorter pin length for staggering. As such, the recommended add-in card gold finger staging is shown in Table 7 for a two stage, first-mate, last-break functionality. The host connectors have a single stage mating and do not implement different pin lengths.

The AIC Plug (Free) side refers to the add-in card gold fingers; the receptacle (Fixed) side refers to the physical connector on the host platform. This table is based on the SFF-TA-1002 Table A-1 with modifications for OCP NIC 3.0. Refer to the mechanical drawings for pin the first-mate and second-mate lengths.

AIC Plug (Free) AIC Plug (Free) Receptacle (Fixed) Receptacle (Fixed) 2nd Mate 1st Mate 2nd Mate 1st Mate OCP B1 OCP A1 OCP B2 OCP A2 OCP B3 OCP A3 OCP B4 OCP A4 OCP B5 OCP A5 OCP B6 OCP A6 OCP B7 OCP A7 OCP B8 OCP A8 OCP B9 OCP A9 OCP B10 OCP A10 OCP B11 OCP A11 OCP B12 OCP A12

Table 7: Contact Mating Positions for the Primary and Secondary Connectors

					K	ev0.01
OCP B13			OCP A13			
OCP B14			OCP A14			
		Mech	nanical Key			
B1			A1			
B2			A2			
В3			A3			
B4			A4			
B5			A5			
В6			A6			
В7			A7			
B8			A8			
В9			A9			
B10			A10			
B11			A11			
B12			A12			
B13			A13			
B14			A14			
B15			A15			
B16			A16			
B17			A17			
B18			A18			
B19			A19			
B20			A20			
B21			A21			
B22			A22			
B23			A23			
B24			A24			
B25			A25			
B26			A26			
B27			A27			
B28			A28			
		Mech	nanical Key			
B29			A29			
B30			A30			
B31			A31			
B32			A32			
B33			A33			
B34			A34			
B35			A35			
B36			A36			
B37			A37			
B38			A38			
B39			A39			
B40			A40			
B41			A41			
B42			A42			
		Mech	nanical Key			
B43			A43			
B44			A44			
B45			A45			
B46			A46			
B47			A47			




3.2 Baseboard Connector Requirements


The OCP NIC 3.0 connectors are compliant to the "4C connector" as defined in the SFF-TA-1002 specification for a right angle or straddle mount form-factor. The 4C connector is 140-pins in width and includes support for up to 32 differential pairs to support a x16 PCIe connection. The connector also provides 6 pins of 12V for payload power. This implementation is common between both the Primary and Secondary Connectors. In addition, the Primary Connector has a 28-pin OCP Bay to the right of pin 1. These pins are used for management and support for up to a 4 x4 multi-host configuration on the Primary Connector. The Primary and Secondary Connector drawings are shown in Figure 13 Figure 12, Figure 14 Figure 13, Figure 15 below.

Figure 1312: 168-pin Base Board Primary Connector – Right Angle

(55.32)



Rev0.01



In order to the support the large form factor, systems must locate the Primary and Secondary Connectors per the mechanical drawing shown in Figure 17Figure 16.

Figure <u>1716</u>: Primary and Secondary Connector Locations for Large Card Support

3.3 Pin definition

The pin definitions of an OCP NIC 3.0 card with up to a x32 PCIe interface are shown in Table 8 and Table 9. All signal directions are shown from the perspective of the baseboard.

A baseboard system may provide a combination of Primary Connectors only, or Primary and Secondary Connectors to support multiple sizes of add-in cards. Both connectors share common functionality with power, SMBus, x16 PCIe Gen4—and bifurcation control. The Primary Connector has an additional OCP Bay (pins OCP_A[1:14], OCP_B[1:14]) with additional REFCLKs for supporting up to four PCIe hosts, NC-SI connectivity and a Scan Chain for information exchange between the host and card. The NIC is required to implement the Scan Chain, while the baseboard may choose to optionally implement it. Depending on the baseboard form-factor, multiple OCP NIC 3.0 compliant cards may be designed into the system.

The pins common to the Primary and Secondary Connectors are shown in Section 3.4. The OCP Bay pins on the Primary Connector only are shown in Section 3.5.



Cards or systems that do not require the use of a PCIe x16 connection may optionally implement a subset electrical connections as applicable to the design. For example, a x8 (or smaller) card using the first 8 PCIe lanes that is compliant with the Primary Connector pinout. Refer to Sections 3.1 and 3.2 for mechanical details. For these cases, the Primary Connector matches the 2C dimensions as defined in SFF-TA-1002.

In all cases, the physical baseboard connectors shall support x16 PCIe widths and must be implemented with the Primary (4C + OCP Bay) and Secondary (4C) connectors.

Table 8: Primary Connector Pin Definition (x16) (4C + OCP Bay)

	Side B	Side A			
OCP_B1	NIC_PWR_GOOD	PERST2#	OCP_A1	<u>P</u> .	Pri
OCP_B2	PWRBRK#	PERST3#	OCP_A2	mai	maı
OCP_B3	LD#	WAKE_N#	OCP_A3	γ _C	ry C
OCP_B4	DATA_IN	RBT_ARB_IN	OCP_A4	onn	onn
OCP_B5	DATA_OUT	RBT_ARB_OUT	OCP_A5	ecto	Primary Connector (x8, 112-pin add-in card with OCP bay)
OCP_B6	CLK	GND	OCP_A6	¥ X	or (x
OCP_B7	SLOT_ID0	RBT_TX_EN	OCP_A7	16,	8, 1
OCP_B8	RBT_RXD1	RBT_TXD1	OCP_A8	168	12-
OCP_B9	RBT_RXD0	RBT_TXD0	OCP_A9	<mark>-</mark>	pin
OCP_B10	GND	GND	OCP_A10	ı ad	add
OCP_B11	REFCLKn2	REFCLKn3	OCP_A11	루: 어	j.
OCP_B12	REFCLKp2	REFCLKp3	OCP_A12	car	card
OCP_B13	GND	GND	OCP_A13	o <u>.</u>	wi
OCP_B14	RBT_CRS_DV	RBT_CLK_IN	OCP_A14	Ē	ih o
	NIC_PWR_GOOD PERST2# OCP_A1 PWRBRK# PERST3# OCP_A2 LD# WAKE_N# OCP_A3 DATA_IN RBT_ARB_IN OCP_A4 DATA_OUT RBT_ARB_OUT OCP_A5 CLK GND OCP_A6 SLOT_IDO RBT_TX_EN OCP_A7 RBT_RXD1 RBT_TXD1 OCP_A8 RBT_RXD0 RBT_TXD0 OCP_A9 GND GND OCP_A10 REFCLKn2 REFCLKn3 OCP_A11 REFCLKp2 REFCLKp3 OCP_A12 GND GND OCP_A13 RBT_CRS_DV RBT_CLK_IN OCP_A14 Mechanical Key				CP
B1	+12V/+12V_AUX	GND	A1	Вау)	bay)
B2	+12V/+12V_AUX	GND	A2	S	
В3	+12V/+12V_AUX	GND	А3		
B4	+12V/+12V_AUX	GND	A4		
B5	+12V/+12V_AUX	GND	A5		
В6	+12V/+12V_AUX	GND	A6		
В7	BIFO#	SMCLK	A7		
В8	BIF1#	SMDAT	A8		
В9	BIF2#	SMRST#	A9		
B10	PERSTO#	PRSNTA#	A10		

Rev0.01

B11	+3.3V/+3.3V_AUX	PERST1#	A11	
B12	PWRDIS	PRSNTB2#	A12	
B13	GND	GND	A13	
B14	REFCLKn0	REFCLKn1	A14	
B15	REFCLKp0	REFCLKp1	A15	
B16	GND	GND	A16	
B17	PETn0	PERn0	A17	
B18	PETp0	PERp0	A18	
B19	GND	GND	A19	
B20	PETn1	PERn1	A20	
B21	PETp1	PERp1	A21	
B22	GND	GND	A22	
B23	PETn2	PERn2	A23	
B24	PETp2	PERp2	A24	
B25	GND	GND	A25	
B26	PETn3	PERn3	A26	
B27	PETp3	PERp3	A27	
B28	GND	GND	A28	
	Mechan	ical Key		
B29	GND	GND	A29	
B30	PETn4	PERn4	A30	
B31	PETp4	PERp4	A31	
B32	GND	GND	A32	
B33	PETn5	PERn5	A33	
B34	PETp5	PERp5	A34	
B35	GND	GND	A35	
B36	PETn6	PERn6	A36	
B37	РЕТр6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTB0#	PRSNTB1#	A42	
	Mechan	ical Key		
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	



B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	

Table 9: Secondary Connector Pin Definition (x16) (4C)

	Side B	Side A			
B1	+12V/+12V_AUX	GND	A1	Se	Se
B2	+12V/+12V_AUX	GND	A2	COn	čon
В3	+12V/+12V_AUX	GND	A3	dary	dary
B4	+12V/+12V_AUX	GND	A4	0,	60 /
B5	+12V/+12V_AUX	GND	A5	nne	nne
В6	+12V/+12V_AUX	GND	A6	Secondary Connector (x16, 140-pin add-in card)	Secondary Connector (x8, 84-pin add-in card)
В7	BIFO#	SMCLK	A7	×.	3x) .
В8	BIF1#	SMDAT	A8	.6, 1	9, 28
В9	BIF2#	SMRST#	A9	.40-	₽.
B10	PERSTO#	PRSNTA#	A10	Pi.	າ ad
B11	+3.3V/+3.3V_AUX	PERST1#	A11	add	d-in
B12	PWRDIS	PRSNTB2#	A12	₽ .	Cal
B13	GND	GND	A13	card	ġ
B14	REFCLKn0	REFCLKn1	A14		
B15	REFCLKp0	REFCLKp1	A15		
B16	GND	GND	A16		
B17	PETn0	PERn0	A17		
B18	PETp0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		
B21	PETp1	PERp1	A21		
B22	GND	GND	A22		
B23	PETn2	PERn2	A23		
B24	PETp2	PERp2	A24		
B25	GND	GND	A25		
B26	PETn3	PERn3	A26		
B27	РЕТр3	PERp3	A27		
B28	GND	GND	A28		
	Mechan	ical Key			
B29	GND	GND	A29		
B30	PETn4	PERn4	A30		
B31	PETp4	PERp4	A31		
B32	GND	GND	A32		
B33	PETn5	PERn5	A33		
B34	PETp5	PERp5	A34		
B35	GND	GND	A35		
B36	PETn6	PERn6	A36		



B37 PETp6 PERp6 B38 GND GND B39 PETn7 PERn7 B40 PETp7 PERp7	A37 A38
B39 PETn7 PERn7	A38
B40 PETp7 PERp7	A39
	A40
B41 GND GND	A41
B42 PRSNTB0# PRSNTB1#	A42
Mechanical Key	
B43 GND GND	A43
B44 PETn8 PERn8	A44
B45 PETp8 PERp8	A45
B46 GND GND	A46
B47 PETn9 PERn9	A47
B48 PETp9 PERp9	A48
B49 GND GND	A49
B50 PETn10 PERn10	A50
B51 PETp10 PERp10	A51
B52 GND GND	A52
B53 PETn11 PERn11	A53
B54 PETp11 PERp11	A54
B55 GND GND	A55
B56 PETn12 PERn12	A56
B57 PETp12 PERp12	A57
B58 GND GND	A58
B59 PETn13 PERn13	A59
B60 PETp13 PERp13	A60
B61 GND GND	A61
B62 PETn14 PERn14	A62
B63 PETp14 PERp14	A63
B64 GND GND	A64
B65 PETn15 PERn15	A65
B66 PETp15 PERp15	A66
B67 GND GND	A67
B68 RFU, N/C RFU, N/C	A68
B69 RFU, N/C RFU, N/C	A69
B70 PRSNTB3# RFU, N/C	A70

3.4 Signal Descriptions – Common

The pins shown in this section are common to both the Primary and Secondary Connectors. All pin directions are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: Pins that are only used on Primary Connector 28-pin OCP bay are defined in Section 3.5.

3.4.1 PCIe Interface Pins

This section provides the pin assignments for the PCIe interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0. Example connection diagrams for are shown in Figure 30Figure 28.

Table 10: Pin Descriptions – PCIe 1

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn0	B14	Output	PCIe compliant differential reference clock #0,
REFCLKp0	B15		and #1. 100MHz reference clocks are used for
REFCLKn1	A14	Output	the add-in card PCIe core logic.
REFCLKp1	A15		
			For baseboards, the REFCLK0 and REFCLK1
			signals are required at the connector.
			For add-in cards, the required REFCLKs shall be
			connected per the endpoint datasheet.
			Note: For cards that only support 1 x16,
			REFCLK0 is used. For cards that support 2 x8,
			REFCLK0 is used for the first eight PCIe lanes,



			and REFCLK1 is used for the second eight PCIe
			lanes.
			Refer to Section 2.1 in the PCIe CEM
			Specification, Rev 4.0 for electrical details.
PETn0	B17	Output	Transmitter differential pairs [0:15]. These pins
РЕТр0	B18		are connected from the baseboard transmitter
PETn1	B20	Output	differential pairs to the receiver differential
PETp1	B21		pairs on the add-in card.
PETn2	B23	Output	
PETp2	B24		The PCIe transmit pins are AC coupled on the
PETn3	B26	Output	baseboard with capacitors and are placed next
PETp3	B27		to the baseboard transmitters. The AC coupling
PETn4	B30	Output	capacitor must be between 176nF (min) and
PETp4	B31		265nF (max).
PETn5	B33	Output	
PETp5	B34		For baseboards, the PET[0:15] signals are
PETn6	B36	Output	required at the connector.
PETp6	B37		
PETn7	B39	Output	For add-in cards, the required PET[0:15] signals
РЕТр7	B40		shall be connected to the endpoint silicon. For
PETn8	B44	Output	silicon that uses less than a x16 connection, the
PETp8	B45		appropriate PET[0:15] signals shall be
PETn9	B47	Output	connected per the endpoint datasheet.
РЕТр9	B48		
PETn10	B50	Output	Refer to Section 6.1 in the PCIe CEM
PETp10	B51		Specification, Rev 4.0 for details.
PETn11	B53	Output	
PETp11	B54		
PETn12	B56	Output	
PETp12	B57		
PETn13	B59	Output	

			Revu.u1
PETp13	B60		
PETn14	B62	Output	
PETp14	B63		
PETn15	B65	Output	
PETp15	B66		
PERn0	A17	Input	Receiver differential pairs [0:15]. These pins are
PERp0	A18		connected from the add-in card transmitter
PERn1	A20	Input	differential pairs to the receiver differential
PERp1	A21		pairs on the baseboard.
PERn2	A23	Input	
PERp2	A24		The PCIe receive pins are AC coupled on the
PERn3	A26	Input	add-in card with capacitors and are placed next
PERp3	A27		to the add-in card transmitters. The AC
PERn4	A30	Input	coupling capacitor must be between 176nF
PERp4	A31		(min) and 265nF (max).
PERn5	A33	Input	
PERp5	A34		For baseboards, the PER[0:15] signals are
PERn6	A36	Input	required at the connector.
PERp6	A37		
PERn7	A39	Input	For add-in cards, the required PER[0:15] signals
PERp7	A40		shall be connected to the endpoint silicon. For
PERn8	A44	Input	silicon that uses less than a x16 connection, the
PERp8	A45		appropriate PER[0:15] signals shall be
PERn9	A47	Input	connected per the endpoint datasheet.
PERp9	A48		
PERn10	A50	Input	Refer to Section 6.1 in the PCIe CEM
PERp10	A51		Specification, Rev 4.0 for details.
PERn11	A53	Input	
PERp11	A54		
PERn12	A56	Input	
PERp12	A57		
PERn13	A59	Input	
PERp13	A60		



PERn14	A62	Input	
PERp14	A63		
PERn15	A65	Input	
PERp15	A66		
PERSTO#	B10	Output	PCIe Reset #0, #1. Active low.
PERST1#	A11		
			Indicates when the applied power is within
			tolerance and stable for the add-in card.
			PERST# goes high at least 100ms after the
			power rails are within operating limits per the
			PCIe CEM Specification. The PCIe REFCLKs also
			become stable within this period of time.
			PERST is pulled high on the baseboard.
			For OCP NIC 3.0, PERST deassertion also
			indicates the full card power envelope is
			available to the add-in card.
			For baseboards, the PERST[0:1]# signals are
			required at the connector.
			For add-in cards, the required PERST[0:1]#
			signals shall be connected to the endpoint
			silicon.
			Note: For cards that only support 1 x16,
			PERSTO# is used. For cards that support 2 x8,
			PERSTO# is used for the first eight PCIe lanes,
			and PERST1# is used for the second eight PCIe
			lanes.
			Refer to Section 2.2 in the PCIe CEM
			Specification, Rev 4.0 for details.

3.4.2 PCIe Present and Bifurcation Control Pins

This section provides the pin assignments for the PCIe present and bifurcation control signals. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in Figure 18Figure 17.

The PRSNTA#/PRSNTB[0:3]# state may be used to determine if a card has been physically plugged in. The BIF[0:2]# pins much be latched at least 1 ms before PWRDIS deassertion to ensure the correct values are detected by the system. Changing the pin states after this timing window is not allowed. Refer to the AC timing diagram in Section XXX for details.


Table 11: Pin Descriptions – PCIe Present and Bifurcation Control Pins

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PRSNTA#	A12	Output	Present A is used for add-in card presence and
			PCIe capabilities detection.
			For baseboards, this pin is directly connected to GND.
			For add-in cards, this pin is connected to the
			PRSNTB[3:0]# pins.
PRSNTB0#	B42	Input	Present B [0:3]# are used for add-in card
PRSNTB1#	A42		presence and PCIe capabilities detection.
PRSNTB2#	A10		
PRSNTB3#	B70		For baseboards, these pins are connected to
			the I/O hub and are pulled up to +3.3Vaux
			using 1kOhm resistors.
			For add-in cards, these pins are strapped to
			PRSNTA#. The encoding definitions are
			described in Section 3.6.



			PRSNTB3# is located at the bottom of the 4C connector and is only applicable for add-in cards with a PCIe width of x16 (or greater). Add-in cards that implement a 2C card edge do not use the PRSNTB3# pin for capabilities or present detection.
BIFO#	A7	Output	Bifurcation [0:2]# pins allow the baseboard to
BIF1#	A8		force configure the add-in card bifurcation.
BIF2#	A9		
			For baseboards, these pins are outputs driven from the baseboard I/O hub and allows the system to force configure the add-in card bifurcation. The baseboard may optionally tie the BIF[0:2]# signals to 3.3Vaux or to ground if no dynamic bifurcation configuration is required. For add-in cards, these signals connect to the endpoint bifurcation pins if it is supported.
			The BIF[0:2]# encoding definitions are described in Section 3.6.
			Note: the required combinatorial logic output for endpoint bifurcation is dependent on the specific silicon and is not defined in this specification.

Figure <u>1817</u>: PCIe Present and Bifurcation Control Pins



3.4.3 SMBus Interface Pins

This section provides the pin assignments for the SMBus interface signals. The AC/DC specifications are defined in the SMBus and I^2C bus specifications. An example connection diagram is shown in Figure XXX.

Table 12: Pin Descriptions – SMBus

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
SMCLK	A7	Output,	SMBus clock. Open drain, pulled up to 3.3Vaux
		OD	on the baseboard.
			For baseboards, connect the SMCLK from the
			platform SMBus master to the connector.
			For add-in cards, connect the SMCLK from the
			endpoint silicon to the card edge gold fingers.



SMDAT	A8	Input /	SMBus Data. Open drain, pulled up to 3.3Vaux
		Output,	on the baseboard.
		OD	
			For baseboards, connect the SMDAT from the
			platform SMBus master to the connector.
			For add-in cards, connect the SMDAT from the
			endpoint silicon to the card edge gold fingers.
SMRST#	A9	Output,	SMBus reset. Open drain.
		OD	
			For baseboards, this pin is pulled up to
			3.3Vauxand is used to reset optional
			downstream SMBus devices (such as
			temperature sensors). SMRST# is a mandatory
			signal for baseboard implementations.
			For add-in cards, SMRST# is optional.

3.4.4 Power Supply Pins


This section provides the pin assignments for the power supply interface signals. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and amended in Section 3.10. An example connection diagram is shown in Figure 19Figure 18.

Table 13: Pin Descriptions – Power

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
GND	Various	GND	Ground return; a total of 46 ground pins are
			on the main 140-pin connector area.
+12V/+12V_AUX	B1, B2,	Power	12V main or 12V Aux power; total of 6 pins per
	B3, B4,		connector. The 12V pins are rated to 1.1A per
	B5, B6		pin with a maximum derated power delivery of
			79.2 80 W .

			The +12V power pins must be within the rail
			tolerances (TBD tolerance for Aux) when the
			PWRDIS pin is driven low by the baseboard.
+3.3V/3.3V_AUX	B11	Power	3.3V main or 3.3V Aux power; total of 1 pin per
			connector. The 3.3V pin is rated to 1.1A for a
			maximum derated power delivery of 3.63W.
			The 3.3Vaux/main power pin must be within
			the rail tolerances when the PWRDIS pin is
			driven low by the baseboard.
PWRDIS	B12	Output,	Power disable. Active high. Open-drain
		O/D	
			This signal is pulled up to 3.3V through a
			10kOhm resistor on the baseboard.
			When high, all add-in card supplies are
			disabled.
			When low, add-in card supplies are enabled.

Figure <u>1918</u>: Example Power Supply Topology



3.4.5 Miscellaneous Pins

This section provides the pin assignments for the miscellaneous interface signals.

Table 14: Pin Descriptions – Miscellaneous 1

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
RFU, N/C	B68,	Input /	Reserved future use pins. Leave these pins as
	В69,	Output	no connect.
	A68,		
	A69,		
	A70		

3.5 Signal Descriptions – OCP Bay (Primary Connector)

The following section describes the functions in the Primary Connector 28-pin OCP bay. This 28-pin bay is shown in Section 3.3 and have pin numbers designated as OCP_B[1:14], and OCP_A[1:14]. All pin directions on this OCP bay are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: The pins that are common to both the Primary and Secondary Connectors are defined in Section 3.4.

3.5.1 PCIe Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the PCIe interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in Section XXX. An example connection diagram that shows REFCLK2, REFCLK3, PERST2# and PERST3# is shown in Section 3.7.

Table 15: Pin Descriptions – PCIe 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn2	OCP_B11	Output	PCIe compliant differential reference clock #2,
REFCLKp2	OCP_B12		and #3. 100MHz reference clocks are used for
REFCLKn3	OCP_A11	Output	the add-in card PCIe core logic.
REFCLKp3	OCP_A12		
			For baseboards, the REFCLK2 and REFCLK3
			signals are required at the Primary connector.
			For add-in cards, the required REFCLKs shall
			be connected per the endpoint datasheet.
			Note: REFCLK2 and REFCLK3 are not used for
			cards that only support a 1 x16 or 2 x8
			connection.
			Refer to Section 2.1 in the PCIe CEM
			Specification, Rev 4.0 for details.
PERST2#	OCP_A1	Output	PCIe Reset #2, #3. Active low.
PERST3#	OCP_A2		
			Indicates when the applied power is within
			tolerance and stable for the add-in card.



			PERST# goes high at least 100ms after the power rails are within operating limits per the PCIe CEM Specification. The PCIe REFCLKs also become stable within this period of time. PERST is pulled high on the baseboard.
			For OCP NIC 3.0, PERST deassertion also indicates the full card power envelope is available to the add-in card.
			For baseboards, the PERST[0:1]# signals are required at the connector.
			For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon.
			Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.
			Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.
WAKE#	OCP_A3	Input, OD	WAKE#. Open drain. Active low.
			This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE# signals, their respective WAKE# pins may be tied together as the signal is open-drain to form a wired-OR.

Rev0.01

For baseboards, this signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor and is connected to the system WAKE# signal. For add-in cards, this signal is connected directly to the endpoint silicon WAKE# pin(s).
Refer to Section 2.3 in the PCIe CEM Specification, Rev 4.0 for details.

3.5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the NC-SI over RBT interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in the NC-SI specification. An example connection diagram is shown in Figure 20Figure 19.

For the purposes of this specification, the min and max electrical trace length of the NC-SI signals shall be between 2 inches and 1 inches. The traces shall be implemented as 50 Ohm impedance controlled nets.

Table 16: Pin Descriptions – NC-SI Over RBT

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
RBT_CLK_IN	OCP_A14	Output	Reference clock input. Synchronous clock
			reference for receive, transmit and control
			interface. The clock has a nominal frequency of
			50MHz ±100ppm.
			For baseboards, connect this pin between the
			baseboard NC-SI over RBT PHY and the
			connector. This signal requires a 100kOhm pull
			down resistor on the baseboard. If the

Commented [JD9]: Should we keep these types of comments in this section and remove section 6.1 all together? Or do the opposite? Right now it seems redundant?

Commented [TN10R9]: I moved this down to Section 6.1



			baseboard does not support NC-SI over RBT, then terminate this signal to ground through a 100kOhm pull down resistor. For add-in cards, connect this pin from the gold finger to the endpoint silicon. Leave this pin as a no connect if NC-SI is not supported.
RBT_CRS_DV	OCP_B14	Input	Carrier sense/receive data valid. This signal is used to indicate to the baseboard that the carrier sense/receive data is valid. For baseboards, connect this pin between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor on the baseboard. If the baseboard does not support NC-SI over RBT, then terminate this signal to ground through a 100kOhm pull down resistor.
			gold finger to the endpoint silicon. Leave this pin as a no connect if NC-SI is not supported.
RBT_RXD0 RBT_RXD1	OCP_B9 OCP_B8	Input	Receive data. Data signals from the network controller to the BMC. For baseboards, connect this pin between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the baseboard does not support NC-SI over RBT, then terminate this signal to 3.3Vaux through a 100kOhm pull-up.

	1	T	
			For add-in cards, connect this pin from the
			gold finger to the RBT_RXD[0:1] pins on
			endpoint silicon. Leave this pin as a no
			connect if NC-SI is not supported.
RBT_TX_EN	OCP_A7	Output	Transmit enable.
			For baseboards, connect this pin between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull down resistor to ground on the baseboard. If the baseboard does not support NC-SI over RBT, then terminate this signal to ground through a 100kOhm pull down. For add-in cards, connect this pin from the gold finger to the endpoint silicon. Leave this pin as a no connect if NC-SI is not supported.
RBT_TXD0	OCP_A9	Output	Transmit data. Data signals from the BMC to
RBT_TXD1	OCP_A8		the network controller.
			For baseboards, connect this pin between the baseboard NC-SI over RBT PHY and the connector. This signal requires a 100kOhm pull-up resistor to 3.3Vaux on the baseboard. If the baseboard does not support NC-SI over RBT, then terminate this signal to 3.3Vaux through a 100kOhm pull-up.
			For add-in cards, connect this pin from the gold finger to the RBT_TXD[0:1] pins on the endpoint silicon. Leave this pin as a no connect if NC-SI is not supported.



RBT_ARB_OUT	OCP_A5	Output	NC-SI hardware arbitration output. Used only if the end point silicon supports hardware arbitration. Connects to the RBT_ARB_IN signal of an adjacent device in the hardware arbitration ring.
			The ARB_IN pin is also routed to the card edge to allow multiple devices and OCP slots on the baseboard to share the NC SI ring. The baseboard shall implement a multiplexing implementation that directs the RBT_ARB_OUT to the RBT_ARB_IN pin of the next NC-SI capable device in the ring, or back to the RBT_ARB_IN pin of the source device if there is a single device on the ring.
			For baseboards, connect this pin between the baseboard OCP connector(s) to complete the hardware arbitration ring. If the baseboard does not support NC-SI over RBT, connect this signal directly to the RBT_ARB_IN pin.
			For add-in cards, connect this pin from the gold finger to the RBT_ARB_IN pin on the endpoint silicon. Leave this pin as a no connect if NC-SI is not supported.
RBT_ARB_IN	OCP_A4	Input	NC-SI hardware arbitration input. Used only if the end point silicon supports hardware arbitration. Connects to the RBT_ARB_OUT signal of an adjacent device in the hardware arbitration ring.:

			The ARB_OUT pin is also routed to the card
			edge to allow multiple devices and OCP slots
			on the baseboard to share the NC SI ring. The
			baseboard shall implement a multiplexing
			implementation that directs the RBT_ARB_IN to
			the RBT_ARB_OUT pin of the next NC-SI
			capable device in the ring, or back to the
			RBT_ARB_OUT pin of the source device if there
			is a single device on the ring.
			For baseboards, connect this pin between the
			baseboard OCP connector(s) to complete the
			hardware arbitration ring. If the baseboard
			does not support NC-SI over RBT, connect this
			signal directly to the RBT_ARB_OUT pin.
			For add-in cards, connect this pin from the
			gold finger to the RBT_ARB_OUT pin on the
			endpoint silicon. Leave this pin as a no
			connect if NC-SI is not supported.
SLOT_ID	OCP_B7	Output	NC-SI Address pin. Used only if the end point
			silicon supports package identification.
			For baseboards, this pin is used to identify the
			slot ID value. Connect this pin directly to GND
			for SlotID = 0; or pull this pin up to 3.3Vaux
			for SlotID = 1.
			For add-in cards, connect this pin to the
			endpoint device GPIO associated with the
			Package ID[1] field. Refer to Section 4.1.1 and
			the endpoint device datasheet for details.
	1		



The Package ID[2:0] is a 3 bit field and is encoded in the NC SI Channel ID as bits [7:5].

Package ID[2] is defaults to 0b0 in the NC SI specification, but is optionally configurable if the target silicon supports configuring this bit.

Package ID[1] is connected to the SLOT_ID pin.

Package ID[0] is set to 0b0 for Network Silicon #0. Package ID[1] is set to 0b1 for Network Silicon #1 in the case of an OCP NIC 3.0 card with two discrete silicon instances.

As written in the NC-SI specification, up to four silicon devices are supported on the bus if only Package ID[1:0] is configurable (e.g. Package ID[2] is statically set to 0b0). Up to eight silicon devices are supported on the NC-SI bus if Package ID[2:0] are all configurable.

For add-in cards with multiple endpoint devices, the SLOT_ID pin may be used to configure a different Package ID value so long as the resulting combination does not cause addressing interferences.

For endpoint devices without NC-SI support, leave this pin as a no connect on the add-in card.

Commented [TN11]: Address configuration text has been moved to Section 4.1.1

Figure 2019: NC-SI Over RBT Connection Example – Single Primary Connector

Rev0.01





Figure 21: NC-SI Over RBT Connection Example – Dual Primary Connector





Note 1: For baseboard designs with a single Primary Connector, connect ARB_IN to ARB_OUT to complete the NC-SI hardware arbitration ring. For designs with multiple Primary Connectors, connect ARB_IN and ARB_OUT to an analog mux to complete the NC-SI arbitration ring based on the number of cards installed in the system. <u>An example dual Primary Connector implementation is shown in Figure 21.</u>

Note 2: For add-in cards with two discrete endpoint silicon, the Package ID[0] bit shall be statically set based on its silicon instance. For example, the figure above shows Network Silicon #0 and Network Silicon #1. Network Silicon #0 has Package ID[0] = 0b0, Network Silicon #1 has Package ID[0] = 0b1.

3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the Scan Bus interface signals on the Primary Connector OCP Bay. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in <u>Figure 22</u>Figure 20.

Table 17: Pin Descriptions – Scan Chain

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
CLK	OCP_B6	Output	Scan clock. The CLK is an output pin from the
			baseboard to the add-in card. The CLK may run
			up to 12.5MHz.
			For baseboard implementations, connect the
			CLK pin to the Primary Connector. Tie the CLK
			pin directly to GND if the scan chain is not
			used.
			For NIC implementations, the CLK pin must be
			connected to Shift Registers 0 & 1, and
			optionally to Shift Registers 2 & 3 (if
			implemented) as defined in the text and Figure
			22Figure 20, below. Pull the CLK pin up to
			3.3Vaux through a 1kOhm resistor.
DATA_OUT	OCP_B5	Output	Scan clock data output from the baseboard to
			the add-in card. This bit stream is used to shift
			in NIC configuration data.
			For baseboard implementations, connect the
			DATA_OUT pin to the Primary Connector. Tie
			the DATA_OUT pin directly to GND if the scan
			chain is not used.



			E NIC' I LI' IL DATA CUT '
			For NIC implementations, the DATA_OUT pin
			may be left floating if it is not used for add-in
			card configuration. Pull the DATA_OUT pin up
			to 3.3Vaux through a 1kOhm resistor.
DATA_IN	OCP_B4	Input	Scan clock data input to the baseboard. This
			bit stream is used to shift out NIC status bits.
			For baseboard implementations, the DATA_IN
			pin shall be pulled up to 3.3Vaux through a
			10kOhm resistor to prevent the input signal
			from floating if a card is not installed. This pin
			may be left as a no connect if the scan chain is
			not used.
			For NIC implementations, the DATA_IN scan
			chain is required. The DATA_IN connection to
			Shift Registers 0 & 1, as defined in the text and
			Figure 22 Figure 20 , are required.
LD#	OCP_B3	Output	Scan clock shift register load. Used to latch
			configuration data on the add-in card.
			For baseboard implementations, the LD# pin
			shall be pulled up to 3.3Vaux through a 1kOhm
			resistor if the scan chain is not used to prevent
			the add-in card from erroneous data latching.
			For NIC implementations, the LD# pin
			implementation is required. The LD# pin must
			be connected to Shift Registers 0 & 1 as
			defined in the text and Figure 22 Figure 20 . Pull
			the LD# pin up to 3.3Vaux through a 1kOhm
			resistor.

The scan chain provides side band status indication between the add-in card and the baseboard. The scan chain bit definition is defined in the two tables below. The scan chain data stream is 32-bits in length for both the DATA_OUT and the DATA_IN streams. The scan chain implementation is optional on the host, but is mandatory on all OCP NIC 3.0 cards. The scan chain components operates on the 3.3Vaux power domain.

The DATA_OUT bus is an output from the host. The DATA_OUT bus provides initial configuration options to the add-in card. At the time of this writing, the default implementation does not use the DATA_OUT stream and is not implemented on the NIC. However, all baseboard systems that implement the Scan Chain shall connect DATA_OUT between the platform and the Primary Connector for future-proofing NIC implementations and subsequent revisions of this specification.

Table 18: Pin Descriptions – Scan Chain DATA OUT Bit Definition

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.[07]	RSVD	0b000000	Reserved. Byte 0 value is 0h00.
1.[07]	RSVD	0h00	Reserved. Byte 1 value is 0h00.
2.[07]	RSVD	0h00	Reserved. Byte 2 value is 0h00.
3.[07]	RSVD	0h00	Reserved. Byte 3 value is 0h00.

The DATA_IN bus is an input to the host and provides NIC status indication. The default implementation is completed with two 8-bit 74LV165 parallel in to serial out shift registers in a cascaded implementation. Up to four shift registers may be implemented to provide additional NIC status indication to the host platform.

DATA_IN shift registers 0 & 1 are mandatory for all cards. DATA_IN shift registers 2 & 3 are optional depending on the card type and fields being reported to the host. DATA_IN shift register 2 may be used to indicate future definitions of the scan chain bit stream. DATA_IN shift registers 3 (in conjunction with shift register 2) are required for reporting link/activity indication on card implementations with 5-8 ports.



The host should read the DATA_IN bus multiple (TBD) times to qualify the incoming data stream.

A 1kOhm pull up resistor shall be implemented on the NIC to the SER input of the last shift register on the DATA_IN scan chain to maintain a default bit value of 0b1 for unused bits for implementations using less than four shift registers.

Table 19: Pin Descriptions – Scan Bus DATA_IN Bit Definition


Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.0	PRSNTB[0]#	0bX	PRSNTB[3:0]# value is mirrored from the
0.1	PRSNTB[1]#	0bX	Primary Connector.
0.2	PRSNTB[2]#	0bX	
0.3	PRSNTB[3]#	0bX	
0.4	WAKE_N	0bX	PCIe WAKE_N signal is mirrored from the
			Primary Connector.
0.5	TEMP_WARN	0b0	Temperature monitoring pin from the on-
			card thermal solution. This pin is asserted
			high when temperature sensor exceeds the
			temperature warning threshold.
0.6	TEMP_CRIT	0b0	Temperature monitoring pin from the on-
			card thermal solution. This pin is asserted
			high when temperature sensor exceeds the
			temperature critical threshold.
0.7	FAN_ON_AUX	0b0	When high, FAN_ON_AUX requests the
			system fan to be enabled for extra cooling in
			the S5 state.
1.0	LINK_ACT0	0b1	Port 03 link/activity indication. Active low.
1.1	LINK_ACT1	0b1	
1.2	LINK_ACT2	0b1	0b0 – Link LED is illuminated on the host
1.3	LINK_ACT3	0b1	platform.

			0b1 – Link LED is not illuminated on the host
			platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port.
			The blink rate should blink low for 50-500ms
			during activity periods.
			Off = the physical link is down or disabled
1.4	SPEED_A0	0b1	Port 03 speed A (max rate) indication. Active
1.5	SPEED_A1	0b1	low.
1.6	SPEED_A2	0b1	
1.7	SPEED_A3	0b1	0b0 – Port is linked at maximum speed.
			0b1 – Port is not linked at the maximum
			speed or no link is present.
2.0	ScanChainVer[0]	0b1	ScanChainVer[1:0] is used to indicate the scan
2.1	ScanChainVer[1]	0b1	chain bit definitions. The encoding is as
			follows:
			0b11 – Scan chain bit definitions version 1
			corresponding to OCP 3.0 spec version 1.0.
			All other encodings are reserved.
2.2	RSVD	0b1	Byte 2 bits [2:7] are reserved. These bits shall
2.3	RSVD	0b1	default to the value of 0b1. These bits may
2.4	RSVD	0b1	be used in future versions of the scan chain.
2.5	RSVD	0b1	
2.6	RSVD	0b1	
2.7	RSVD	0b1	
3.0	LINK_ACT4	0b1	Port 47 link/activity indication. Active low.
3.1	LINK_ACT5	0b1	
3.2	LINK_ACT6	0b1	0b0 – Link LED is illuminated on the host
3.3	LINK_ACT7	0b1	platform.
	•	•	



			0b1 – Link LED is not illuminated on the host
			platform.
			Steady = link is detected on the port.
			Blinking = activity is detected on the port.
			The blink rate should blink low for 50-500ms
			during activity periods.
			Off = the physical link is down or disabled
3.4	SPEED_A4	0b1	Port 47 speed A (max rate) indication. Active
3.5	SPEED_A5	0b1	low.
3.6	SPEED_A6	0b1	
3.7	SPEED_A7	0b1	0b0 – Port is linked at maximum speed.
			0b1 – Port is not linked at the maximum
			speed or no link is present.

Rev0.01





3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)

This section provides the miscellaneous pin assignments for the pins on the Primary Connector OCP Bay. The AC/DC specifications are defined in the PCIe CEM Specification, Rev 4.0 and Section 3.12. An example connection diagram is shown in Figure XXX.

Table 20: Pin Descriptions – Miscellaneous 2

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PWRBRK#	OCP_B2	Output,	Power break. Active low, open drain.
		OD	
			This signal is pulled up to 3.3Vaux on the
			add-in card with a minimum of 95kOhm and
			the baseboard with a stiffer resistance in-
			order to meet the timing specs as shown in
			the PCIe CEM Specification.
			This signal is driven low by the baseboard
			and is used to notify that an Emergency
			Power Reduction State is requested. The add-
			in card shall move to a lower power
			consumption state.
NIC_PWR_GOOD	OCP_B1	Input	NIC Power Good. Active high. This signal is
			driven by the add-in card.
			When high, this signal indicates that all of the
			add-in card power rails are operating within
			nominal tolerances.
			When low the add-in card power supplies are
			not yet ready or are in a fault condition.
			For baseboards, this pin may be connected to
			the platform I/O hub as a NIC power health

			status indication. This signal is pulled down to ground with a 100kOhm resistor on the baseboard to prevent a false power good indication if no add-in card is present.
			marada mara da ana ana ana ana ana ana ana ana ana
			For add-in cards this signal may be
			implemented by a cascaded power good or a
			discrete power good monitor output.
GND	OCP_A6	GND	Ground return; a total of 5 ground pins are
	OCP_A10		on the OCP bay area.
	OCP_A13		
	OCP B10		
	OCP_B13		

3.6 PCIe Bifurcation Mechanism


OCP3.0 baseboards and add-in cards support multiple bifurcation combinations. Single socket baseboards with a single or multiple root ports, as well as a multi-socket baseboards with a single or multiple root ports are supported. The bifurcation mechanism also supports add-in cards with a single or multiple end points. These features are accomplished via I/O pins on the Primary and Secondary connector:

- PRSNTA#, PRSNTB[3:0]#. The PRSNTA# pin connects to the PRSNTB# pins as a hard coded value on the add-in card. The encoding of the PRSNTB[3:0]# pins allows the baseboard to determine the PCIe Links available on the add-in card.
- BIF[3:0]#. The BIF# pin states are controlled by the baseboard and allows the
 baseboard to override the default end point bifurcation for silicon that support
 bifurcation. Additional combinatorial logic is required and is specific to the card
 silicon. The combinatorial logic is not covered in this specification.

The high level bifurcation connections are shown in Figure 23Figure 21.

Figure 2321: PCIe Bifurcation Pin Connections Support





3.6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#)

The add-in card to baseboard configuration mechanism consists of four dual use pins (PRSNTB[3:0]#) on the add-in card and a grounded PRSNTA# pin on the baseboard. These pins provide card presence detection as well as mechanism to notify the baseboard of the pre-defined PCIe lane width capabilities. The PRSNTB[3:0]# pins are pulled up to 3.3Vaux on the baseboard and are active low signals. A state of 0b1111 indicates that no card is present in the system. Depending on the capabilities of the add-in card, a selection of PRSNTB[3:0]# signals may be strapped to the PRSNTA# signal and is pulled low by the baseboard. The encoding of the PRSTNB[3:0]# bits is shown in Table 21 for x16 and x8 PCIe cards.

3.6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)

Three signals (BIF[2:0]#) are driven by the baseboard to notify requested bifurcation on the add-in card silicon. This allows the baseboard to set the lane configuration on the add-in card that supports multiple bifurcation options.

Rev0.01

For example, a baseboard that has four separate hosts that support a 4 x4 connection, should appropriately drive the BIF[2:0]# pins per Table 21 and indicate to the add-in card silicon to setup a 4 x4 configuration.

As previously noted, the BIF[2:0]# signals require additional combinatorial logic to decode the BIF[2:0]# value and appropriately apply it to the end-point silicon. The combinatorial logic is not covered in the specification as its implementation is specific to the vendor silicon used.

3.6.3 PCIe Bifurcation Decoder

The combination of the PRSNTB[3:0]# and BIF[2:0]# pins deterministically sets the PCIe lane width for a given combination of baseboard and add-in cards. Table 21 shows the resulting number of PCIe links and its width for known combinations of baseboards and add-in cards.

*Note: The baseboard must disable PCIe lanes during the initialization phase if the number of detected PCIe links are greater than what is supported on the baseboard to prevent a nondeterministic solution. For example, if the baseboard only supports a 1 x16 connection, and the add-in card only supports a 2 x8 connection, the baseboard must disable PCIe lanes 8-15 to prevent any potential LTSSM issues during the discovery phase.



Table 21: PCIe Bifurcation Decoder for x16 and x8 Card Widths

					1000					Dual Host	Muad Host	
		Host	1 Host	1 Host	1Host	1 Host	1Host	RSVD	RSVD	2 Hosts	4 Hosts	4 or 8 Hosts
		Host CPU Sockers	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1Upstream Socket 1Upstream Socket 1Upstream Socket 2Upstream Sockets 4 Upstream Sockets FSVD FSVD	4 Upstream Sockets	RSVD	RSVD	RSVD 2 Upstream Sockets 4 Upstream Sockets (1 Socket per Host) (1 Socket per Host)	4 Upstream Sockets (1 Socket per Host)	418 Upstream Sockets (1 Socket per Host)
Network Card - Supported PCle	Network Card - Supported PCle Configurations	Total PCle Links	1Link (No Bifurcation)	1 or 2 Links	1, 2, or 4 Links	2 Links	4 Links	RSVD	HSVD	2 Links	4 Links	4 or 8 x2 links
		System Support	1x16, 1x8, 1x4, 1x2, 1x1	1x16,1x8,1x4,1x2,1x1 1x16,1x8,1x4,1x2,1x1	1x16, 1x8, 1x4, 1x2, 1x1	1x8,1x4,1x2,1x1		RSVD	BSVD			
				2x8,2x4,2x2,2x1	2x8,2x4,2x2,2x1	2x8,2x4,2x2,2x1				2x8,2x4,2x2,2x1		
Minimum					4×4,4×2,4×1		4 x4, 4 x2, 4x1				4×4,4×2,4×1	4×2,4×1
		System Encoding	00000	00090	00000	00001	00010	06011	06100	009001	09110	0b111
Card Short x16 Cards	x16 Cards	Add-in-Card Encoding										
\neg		8(3:0)*										
Not Present	Card Not Present		RSVD - Card not present in the system	the system				Ī				
9	1x8,1x4,1x2,1x1	0P1110	9º	9%	92	1x8	1x4	ı	,	188	184	152
92		0	,	,		(Socket Lonky)	(Socket Lonky)		Ī	(Host Donly)	(Host Donly)	(Host U only)
75	1x4,1x2,1x1	neman o	ž	ž	Ţ.	1x4 (Socket 0 only)	1x4 (Socket 0 only)			Tx4 (Host 0 only)	1x4 (Host 0 only)	Tick (Host 0 only)
142	1x2,1x1	011110	14.2	142	142	1 _N 2 (Socker 0 only)	1x2 (Sooket 0 only)			1x2 (Host 0 only)	1x2 (Host 0 only)	1x2 [Host 0 only]
2	181	0F1110	181	181	181	1x1 (Socker Donly)	1s1 (Sooker floorbil)			1x1 (Host Donly)	1x1 (Host Dools)	1st (Host Doolul
	1x8.1x4.1x2.1x1	001101	92	1,08	99	188	2 x4	,		1.8	2x4	2.42
1x8 Option B						(Socket 0 only)				(Host 0 only)		(Host 0 & Tonly)
28 Design B	2.48 Designer B d.ud d.u.2.42,2 kt	061101	1×8.	2×8	2×8	2 н8	4×4			2×8	4×4	2x2 (Host 0x. Looks)
O CONTRACTOR	1.8 1.d	OFITOO	1.8	2 nd	2d	1.8	2d		ŀ	1.8	2.04	4.02
1x8 Option D	2 x4, 1x8 Option D 4 x2 (First 8 lanes), 4 x1		ł		Į.	(Socket 0 only)				(Host 0 only)		<u> </u>
1x16 Option D	1x16,1x8,1x4 2x8,2x4, 1x16 Option D 4x4,4x2 (First 8 lames), 4x1	0b11 00	1×16	1×16	1×16	2 × 8	4×4			2,48	4. 4.	4×2
RSVD	HSVD		RSVD - The encoding of 0	b1071 is reserved due to in	sufficient spacing between	RSVD - The encoding of 0b1011 is reserved due to insufficient spacing between PRSMTA and PRSMTB2 pin to provide positive card identification.	pin to provide positive card	identifica	ion.			
2×4	2x4,2x2,2x1 1x4,1x2,1x1	0b1 010	*	2×4	2×4	1x4 [Socket Donly]	2×4			1x4 (Host Donly)	2,44	2x2 (Host 0& 1only)
Γ	RSVD for future x8 encoding 0b1001	061001										
	RSVD for future x8 encoding 0b1000	001000										
1x16	Ž	060111	1×16	1×16	1×16	1x8 (Socket 0 only)	1x4 (Socket 0 only)			1x8 (Host 0 only)	1x4 (Host 0 only)	1x2 (Host 0 only)
2 x8 Option A		000110	1×8*	2 ×8	2 x8	2 x8	2 x4 (Sooket 0 & 2 only)	-		2 ×8	2 s4 (Host 0 & 2 only)	1 _N 2 (Host 0 & 1 only)
1x16 Option B	1x2, 1x1 2x1	0b0 101	1×16	1×16	1×16	2 48	2 x4 (Socket 0 & 2 only)			2 1/8	2 x4 (Host 0 & 2 only)	2x2 (Host 0 & 1only)
1x16 Option C	1x16,1x8,1x4 2x8,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	0001000	1×16	1×16	1×16	2 ×8	4×4			2,48	4,4	2x2 (Host 0& 1 only)
4 8%	4×4,4×2,4×1	0b0 011	184*	2%4*	4×4	2×4 (EP 0 and 2 only)	4×4			2x4 (EP 0 and 2 only)	4%4	4 x2 (Host 0 & 1 only)
		000010										
	HSVD	0P0 001										
		UNUUNU							i			

3.6.4 Bifurcation Detection Flow

[Need input and clarification from system vendors]

The following detection flow shall be used to determine the resulting link count and lane width based on the baseboard and add-in card configurations.

- 1. The baseboard reads the state of the PRSNTB[3:0]# pins. If the resulting value is not 0b1111, an add-in card is present.
- 2. Firmware determines the add-in card PCIe lane width capabilities per Table 21 by reading the PRSNTB[3:0]# pins.
- 3. The baseboard reconfigures the PCIe bifurcation on its ports to match the highest common lane width and lowest common link count on the card.
- 4. For cases where the baseboard request a link count override (such as requesting a 4-host baseboard requesting 4 x4 operation on a supported card that would otherwise default to a 2 x8 case), the BIF[0:2]# pins would be asserted as appropriate. Doing so assumes the add-in card supports the requested link override.
- 5. PERST# is deasserted after the >100ms window as defined by the PCIe specification. Refer to Section 3.12 for timing details.



3.6.5 PCIe Bifurcation Examples

For illustrative purposes, the following figures show several common bifurcation permutations.

Figure 24

Figure 22 illustrates a single host baseboard that supports x16 with a single controller add-in card that also supports x16. The PRSTNB[3:0]# state is 0b0111. The BIF[2:0]# state is 0b000 as there is no need to instruct the end-point network controller to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16. The single host baseboard determines that it is also capable of supporting 1 x16. The resulting link width is 1 x16.

1 x16 Add-in Card Network Silicon Single Host **Root Complex** (1 x16) PRSNTA# (1 x16) REFCLKO PERSTO# REFCLK0 PERSTO# EP #0 (x16) PET[0:15] PER[0:15] PER[0:15] PET[0:15] Connector Boundary BIF0# Comb. Gat e EP Bifurcation Control [2:0]=0b111 BIF1# Pin(s) (N/A for 1 x16 only cards) WAKE# WAKE# PRSNTB1# PRSNTB1# PRSNTB2# PRSNTB2# PRSNTB3# PRSNTB3# [3:0]=0b0111

Figure 2422: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)

Figure 25Figure 23 illustrates a single host baseboard that supports 2 x8 with a single controller add-in card that also supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The single host baseboard determines that it is also capable of supporting 2 x8. The resulting link width is 2 x8.




Figure 2523: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)



<u>Figure 26Figure 24</u> illustrates a four host baseboard that supports 4 x4 with a single controller add-in card that supports 1 x16, 2 x8 and 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b101 as the end point network controller is forced to bifurcate to 4 x4. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16, 2 x8 and 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.




Figure 2624: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)

Open Compute Project • NIC • 3.0

Rev0.01

Figure 27 Figure 25 illustrates a four host baseboard that supports 4 x4 with a four controlled add-in card that supports 4 x4. The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.

Figure 2725: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)







Figure 28Figure 26 illustrates a single host baseboard that supports 1 x16 with a dual controller add-in card that supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The four host baseboard determines that it is capable of 1x 16, but down shifts to 1 x8. The resulting link width is 1 x8 and only on endpoint 0.

Figure 2826: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)





3.7 PCIe Clocking Topology

The OCP NIC 3.0 specification allows for up to four PCIe REFCLKs on the Primary Connector and up to two PCIe REFCLKs on the Secondary Connector. In general, the association of each REFCLK is based on the PCIe Link number on a per connector basis and is shown in Table 22. Cards that implement both the Primary and Secondary connectors have a total of up to 6 REFCLKs.

Table 22: PCIe Clock Associations

REFCLK #	Description	Availability (Connector)
REFCLK0	REFCLK associated with Link 0.	Primary and Secondary Connectors.
REFCLK1	REFCLK associated with Link 1.	Primary and Secondary Connectors.
REFCLK2	REFCLK associated with Link 2.	Primary Connector only.
REFCLK3	REFCLK associated with Link 3.	Primary Connector only.

For each add-in card, the following REFCLK connection rules must be followed:

- For a 1 x16 capable add-in card, REFCLK0 is used for lanes [0:15].
- For a 2 x8 capable add-in card, REFCLK0 is used for lanes [0:7] and REFCLK1 is used for lanes [8:15].
- For a 4 x4 capable add-in card, REFCLK0 is used for lanes [0:3], REFCLK1 is used for lanes [4:7], REFCLK2 is used for lanes [8:11] and REFCLK3 is used for lanes [12:15].
 Pins for REFCLK2 and REFCLK3 are described in Section 3.5.1 and are located on the 28-pin OCP bay.

Figure 2927: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards





Figure 3028: PCIe Interface Connections for a 4 x4 Add-in Card





3.8 PCIe Bifurcation Results and REFCLK Mapping

For the cases where the baseboard and add-in card bifurcation are permissible, this section enumerates all of the supported PCIe link, lane and REFCLK mappings for each supported configuration. The bifurcation decoder is shown in Section 3.6.3.

Table 23: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)

ingle H	ost, Single Upst	com Socket, One Upatream Link,	no bifurcation	٦	1x16, 1x8, 1x4, 1x2, 1																		
10	Min Card Card Short Width Hans	Supported Bifurcation Modes	Add-in-Card Encoding PRSMTBI3-01#	Į.	Instress Devices	Upstream	BIF[2:0]	Reculting list last last	1	3	2		-					<u> </u>	9	- 1	2		-
oju	bent	Card Not Propont	061111		1 Upstroom Socket	1 Link	00090																
l s	1.0	1x8,1x4,1x2,1x1	061110	1 Host	1 Upotream Socket	1Link	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0,	Linko, Li Lane 3	Link O, L	Linko, L	Linko, Li Lane 6	Link 0, Lane 7							
28	1×4	1x4, 1x2, 1x1	061110	1 Host	1 Upatroom Socket	1Link	00090	1x4	Link 0, Lane 0		-	Link 0, Lane 3											
28	1x2	112,111	061110	1Host	1 Upstream Socket	1Link	00090	1x2	Link 0, Lone 0	Link 0, Lane 1													
ಜ	1×1	F	061110	1H021	1 Upetresm Socket	1Link	00090	1x1	Link 0. Lane 0														
ာ္က	1x8 Option B	1x8,1x4,1x2,1x1 1x8 Option B 2x4,2x2,2x1	061101	1 Host	1 Upstream Socket	1Link	00090	1x8	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Linko, Li Lane 3	Link O, L Lane 4 L	Link 0, L Lane 5 L	Linko, Li Lane 6 L	Link 0, Lane 7							
Ů,	2 x8 Option B	2 x8 Option B 4 x4, 4 x2, 4 x1	061101	1 Hopt	1 Upstroom Socket	1Link	00090	1x8*	Link 0, Line 0	Link 0, Lanc 1	Link 0, Lane 2	Link O, Li Lane 3 L		Link O, L Lane 5 L	Linko, Li Lane 6 L	Link O, Lane 7							
28	1x8 Option D	1x8,1x4 2x4, 1x8 Option D 4x2 (First 8 lanes), 4x1	061100	1Host	1 Upetream Socket	1Link	00090	921	Link 0, Lone 0	Link 0, Lano 1	Link 0, Lone 2	Linko, Lone 3	Link O, L Lano 4 L	Link 0, L Lane 5 L	Link 0, Li Lone 6 L	Link 0, Lano 7							
9	1x16 Option D	1xf6,1x8,1x4 2x6,2x4, 1xf6 Option D 4x4,4x2 (First 8 lanes),4x1	001100	1 Host	1 Upstream Socket	1Link	00000	1x16	Link 0, Lone 0	Link 0, Lane 1	Link 0, Lone 2	Link O, Lune 3	Link O, L	Link 0, L	Link 0, Li Lune 6 L	Link O, Li Lane 7 Le	Link O, Lin Lane 8 La	Link O, Lin Lone 9 Lon	Link O, Link Lanc 10 Lanc	Link O, Link O, Lone 11 Lone 12	D, Link O, R2 Lane 13	r, Link 0, 3 Lane 14	Linko,
QASS	RSVD RSVD	RSVD	0b1 011	1Host	1 Upstream Socket	1Link	00090																
l g	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	051010	1 Host	1 Upstream Socket	1 Link	00090	1x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
SSVD	RSVD RSVD	RSVD for future x8 encoding 0b1001	0b1001	1 Hopt	1 Upstream Socket	1Link	00090																
SSVD	RSVD RSVD	ding	000190	1 Host	1 Upstream Socket	1Link	00090			-		-	-	-	-	-	-	_	-	-	_	_	
9	1×16	1x16, 1x8, 1x4, 1x2, 1x1	000111	Hogi Togi	1 Upstream Socket	Tink	00090	1x16	Link 0, Lune 0	Link 0, Lane 1	Link 0.	Linko, Li	Link O, L	Link O, L	Link 0, Li	Link O, Li Lane 7 Lr	Link O, Lir Lane 8 La	Link O, Lin Lone 3 Lan	Link O, Link O, Lane 10 Lane 11	Link 0, Link 0, Lane 11 Lane 12	0, Link 0, 12 Lane 13	Cinko.	Lone 15
40	2 x8 Option A	2x8, 2x4, 2x2, 2x1	000110	1 Host	1 Upstream Socket	1Link	00090	1x8*	Link 0, Lane 0	_	Link 0, Lone 2	Link O, Li Lone 3 L				Link 0, Lane 7							
27	1x16 Option B	1x16 Option B 2x8, 2x4, 2x2, 2x1	000101	1 Host	1 Upatroam Socket	1 Link	00090	1x16	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Li Lane 3 Li		Link 0, L	Linko, Li Lane 6 L	Link O, Li Lane 7 Lz	Link O, Lin Lane 8 La	Link 0, Lin Lane 3 Lan	Link O, Link O, Lane 10 Lane 11	Link 0, Link 0, Lane 11 Lane 12	0, Link 0, 12 Lane 13	Link 0, 3 Lane 14	Link 0, Lane 15
å	1x16 Option C	1x16, 1x6, 1x4 2x6, 2x4, 2x2, 2x1 1x16 Option C 4x4, 4x2, 4x1	000100	1 Host	1 Upetream Socket	1Link	00090	1x16	Link 0, Lane 0		Link 0, Lane 2	Linko, Lone 3		Link 0, L	Link 0, Li Lanc 6 L	Link O, Li Lane 7 Le	Link O, Lin Lane 8 La	Link 0, Lin Lane 3 Lan	Link O, Link Lane 10 Lane	Link O, Link O, Lane 11 Lane 12	0, Link 0, E2 Lane 13	r Link 0, 3 Lane 14	Lane 15
9	4C 4 x4	4 x4, 4 x2, 4 x1	000011	1 Host	1 Upstroam Socket	1Link	00090	1x4*	Link 0, Lone 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
GASS			Ī	1 Host		1Link	00090																
SSVD	RSVD RSVD	RSVD		1 Hopt	1 Upstroom Socket	1Link	00090																
RSVD		RSVD	000090	1 Host	1 Upstream Socket	1Link	00090																



Table 24: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)

Single He	set Single Hoste	Single Host Single Instream Society One or Two Instream inke	- Sec. 1		1x16,1x6,1x4,1x2,1																		
	The same of	Com cocues, one or mo opens			The same of the same of the same		l		ľ	ŀ	ŀ	ŀ	ŀ	ŀ	-	ŀ	ŀ	ļ	ŀ				
Card Card	Short	Modes	Eacoding			Upstream	BIF[2:0]				•	•	-	-	-				-		,		
1	4000	Card Nos Process	PROMIDIOCUJ#	1 Hors	Upstream Socket	for 2 lists	OPOUG	Resulting Link			2 2 2	2	-					2	2	2	2		1386.13
ш	ш	108 104 100 101	061110	1 Hors	11 Inchrosm Socket	for Olishe		4.00	0.491	0.491	0 441	1 into	1 into	Dist O dail	1 into					ļ		l	
S	1x8	120, 124, 125, 121	2	200	- Opercent society	OH C CHING	00090	2	Lane 0	_	_	_	_	_	Lane 6 Lane 7	5 F-							
30	1x4	1x4, 1x2, 1x1	061110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×4	Link 0, Lane 0	Link 0, L	Link O, Li	Link 0, Lane 3											
30	1x2	112,111	061110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x2	Link 0,	Link 0, Lane 1													
22	1x1	1x1	061110	1 Host	1 Upotream Socket	1 or 2 Links	00090	121	Link 0, Lane 0														
g	1x8 Option B	1x8,1x4,1x2,1x1	061101	1 Host	1 Upstream Socket	1 or 2 Links	00090	9×+	Link 0,	Link 0, L	Link 0, Li	Link 0, Lin	Link 0, Lin	Link O, Lin	Link 0, Link 0, Lone 6 Lone 7	o -							
П	2 x8 Option B	2x8 Option B 4x4, 4x2, 4x1	061101	1 Host	1 Upstream Socket	1 or 2 Links	00000	es xe	Link 0,	-			-			O, Link 1,	1. Link 1.	1 Linkt,	1, Link 1, 2 Lane 3	Link1	Link 1, Lane 5	Link 1, Lane 6	Link 1,
		1x8,1x4 2x4,	061100	1Host	1 Upotresm Socket	1 or 2 Links	00090	8×1	Link 0, Lane 0	-	Link O, Li Line 2 Li	Link O, Lir Lane 3 La	Link 0, Lin Lone 4 La		Link 0, Link 0, Lone 6 Lone 7	0 -							
SS	1x8 Option D	1x8 Option D 4x2 (First 8 lanes), 4x1	00000	1177	Allestone Cooker	Ann O links		94.1	0.751	0751	0.451	0.000		0.451	0.000	-	0151	0151	0.151	0.151	0.000	0.451	154.0
		2 x 8, 2 x 4,		Š	and a second	S S	00090		0 0				Lone 4			ra Lance		_					
AC 1x16 C	1x16 Option D	1xf6 Option D 4x4, 4x2 (First 8 lanes), 4x1 RSVD RSVD	061011	Host	1 Unotream Socket	for 2 Links	00000		I		l	l		ł						ļ			
		2 x4, 2 x2, 2 x1	061010	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×4	Link 0.	Link 0, L	-	Link 0,											
Devn Devn	Devn Devn	DSVD for future of according (0):1001	081001	Hors	11 Instrum Socket	for Olisha	00000		Lane U	-	Tane 2	Lane 3	1	1	1	-	-	-		1			
RSVD RSVD	RSVD	RSVD for future x8 encoding	000100	1 Host	1 Upstream Socket	1 or 2 Links	00090				-	-		-			-			L			
Q.	1×16	1x16,1x8,1x4,1x2,1x1	060111	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×16	Link 0, Lane 0	Link 0, L	Link O, Li Line 2	Link O, Lir Lane 3 La	Link 0, Lin Lone 4 Lo	Link O, Lin	Link 0, Link 0, Lone 5 Lone 7	0, Link 0, 17 Lans 8	0, Linko,	0, Link 0,	0, Link 0, 10 Lans 11	Lone 12	Link 0, Lone 13	Link 0, Lane 14	Link 0, Lone 15
ű	2 x8 Option A	2x8,2x4,2x2,2x1	00110	1Host	1 Upstream Socket	1 or 2 Links	00090	5 x 8	Link 0, Lane 0	Link 0, L	Link O, Li	Link O, Lin Lane 3 La	Link 0, Lin Lane 4 Lan	Link O, Lin	Link 0, Link 0, Lanc 6 Lane 7	0, Link 1, a 7 Lane 0	_	1 Link1, of Lane 2	1. Link 1. 2. Lane 3	Link 1. Lane 4	Link 1, Lane 5	Link 1, Lanc 6	Link 1, Lane 7
ů	1x16 Option B	1x16,1x6,1x4,1x2,1x1 1x16 Option B 2x8,2x4,2x2,2x1	000101	1 Hogs	1 Upstream Socket	1 or 2 Links	00090	1×16	Link 0, Lane 0	Link 0, L	Link O, Li Lanc 2 L	Link 0, Lane 3 La	Link 0, Lin Lane 4 Lan	Link O, Lin Lane 5 Lan	Link 0, Link 0, Lanc 6 Lane 7	O, Link O, r.7 Lane 8	O, Link O, 8 Lane 3	0, Link 0, 3 Lane 10	0, Link 0, 10 Lane 11	Link 0, Lane 12	Link 0, Lone 13	Link 0, Lane 14	Link 0, Lane 15
J ,	1x16 Option C	1xf6,1x8,1x4 2x6,2x4,2x2,2x1 1xf6 Option C 4x4, 4x2,4x1	000100	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×16	Link 0, Lane 0	Link 0, L	Link O, Li Line 2 L	Link O, Lin Lane 3 La	Link O, Lin Lane 4 La	Link O, Lin Lane 5 Lan	Link O, Link O, Lanc 6 Lane 7	O, Link O, a.7 Lane 8	O, Link O, 18 Lane 3	0, Link 0,	O, Link O, 10 Lane 11	Link 0,	Link O, Lone 13	Link 0, Lane 14	
40	\$ x \$	4 x4, 4 x2, 4 x1	000011	1 Host	1 Upotream Socket	1 or 2 Links	00090	2×4.	Link 0, Lane 0	Link O, L	Link O, Li Lane 2 Li	Link 0, Lane 3				Link 2, Lane 0	2, Link2, :0 Lane1	2, Link 2, 1 Lane 2	2, Link 2, 2 Lane 3				
RSVD RSVD		RSVD	000010	1 Host	1 Upstream Socket	1 or 2 Links	00090															ı	
RSVD RSVD			Ī	1 Host	1 Upotroam Socket		00090																
RSVD RSVD		RSVD	0000000	1Ho2t	1 Upstream Socket	1 or 2 Links	00090																

Table 25: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000)

L					1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																		
					2 x8, 2 x4, 2 x2, 2 x1																		
Single H	ost, Single Upst	Single Host, Single Upstream Socket, One, Two or Four Upstream Links	Upotream Links		4 x4, 4 x2, 4 x1																		
į		Supported Bifurcation Add-in-Card	Add-is-Card				BIFT2:01																
Card Vide	Card Card Short	Modes		Host	Upstream Derices	Upstream		Resulting link lane 0 lane 1 lane 2 lane 3 lane 4 lane 5 lane 6 lane 3 lane 9 lane 10 lane 11 lane 12 lane 13 lane 14 lane 15	0	1 2 1	386.2	300 3	7	2	6 6	1 1 1 1	6.8	S Lane	10 Lane	2	12	15	1
eju	Not Present	Card Not Propert		1 Host	1 Upstream Socket	1, 2, or 4 Links	00090																
బ్ల	, , ,	1x8,1x4,1x2,1x1	061110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	- T-	Link 0.	Link O, L	Link 0, Lone 2	Link O, Li	Link O, L	Link O, Lin Lane 5 La	Link O, Lin	Link 0, Lone 7							
, N	1,5	1x4, 1x2, 1x1	061110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x4	Link 0, Lane 0	_	Link 0, Lane 2	Link 0, Lane 3											
ನ	ŝī	1x2,1x1	061110	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	52.	Lane 0	Link 0, Lane 1													
22	1x1	1x1	061110	1 Host	1 Upotream Socket	1, 2, or 4 Links	00090	111	Link 0, Lone 0														
S	1x8 Option B	1x8,1x4,1x2,1x1 1x8 Option B 2x4,2x2,2x1	06/ 101	1Host	1 Upstream Socket	1, 2, or 4 Links	00090	\$1 \$1	Link 0, Lone 0	Link O, L	Link 0, Lone 2	Link O, Li Lane 3 L	Link O, L	Link O, Lis Lane 5 La	Link O, Lin Lane 6 La	Link 0, Lone 7							
ů,	2 x8 Option B	2x8,2x4,2x2,2x1 2x8 Option B 4x4,4x2,4x1	051 101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	2 x8	Link 0, Lane 0	Link O, L	Link 0,	Link O, Li Lane 3	Link O, L	Link O, Lin Lane 5 La	Link O, Lin Lanc 6 Lan	Link O, Link Lane 7 Lan	Link 1, Link 1, Lanc 0 Lanc 1	Link 1, Link 1, Lanc 1 Lane 2	ct. Linkt, c2 Lane 3	1. Link1. 3 Lane 4	Link1,	Link 1,	Link 1, Lane 7
	1x8 Option D	1x8,1x4 2x4 1x8 Detion D 4x2 (First 8 lane), 4x1	0P1100	1 Hoot	1 Upstream Socket	1, 2, or 4 Links	00090	1x8	Link 0, Lane 0	_	Link 0, Lane 2	Link 0, Lane 3 Li	Link 0, Lanc 4	_	Link O, Lin Lanc 6 La	Link 0, Lane 7							
	1 vf6 Onston D	1 of Cheice D 4 of 4 of Chee S Inner 4 of	001100	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	1x16	Link 0, Lane 0	Link 0, L	Link 0, Lane 2	Link O, Li Line 3 L	Link 0, L Lane 4 L	Link O, Li Lone 5 Lo	Link O, Lin Lanc 6 Lan	Link O, Link Lone 7 Lone	Link O, Link Lane 8 Lane	Link 0, Link 0, Lane 3 Lane 10	Link 0, Link 0, Lone 10 Lone 11	O, Link O, 11 Lanc 12), Link 0, I2 Lone 13	Link 0, 3 Lane 14	Link 0, Lane 15
6	RSVD	RSVD	061011	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090						l								L	L	L
S	20 X &	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	061010	1Host	1 Upstream Socket	1, 2, or 4 Links	00000	2.r4	Link 0, Lone 0	Link O, IL	Link O, I	Lane 3 L	Link 1, L	Link 1, Li Lane 1 La	Link 1, Lin Lane 2 Lar	Link 1, Lone 3							
RSVD	RSVD	RSVD for future x8 encoding	061001	1Host		1, 2, or 4 Links																	
RSVD	RSVD	RSVD for future x8 encoding 0b1000	000190	Host		1, 2, or 4 Links	00000			4	4	4	4	+	4	4	+	4	4	-	4	4	4
Q.	1x16	1x16, 1x8, 1x4, 1x2, 1x1	000	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x16	Link 0, Line 0			Link O, Li Lane 3 L			Link O, Lin Lanc 6 Lar		Link O, Link Lane 8 Lane	Link O, Link O, Lane 3 Lane 10	Link 0, Link 0, Lone 10 Lone 11	O, Link O, 11 Lane 12), Link 0, 12 Lane 13	. Link 0, 3 Lane 14	Link 0, Lane 15
40	2 x8 Option A		000110	1 Host	1 Upstream Socket	1, 2, or 4 Links	000000	2 x8	Link 0, Lane 0	Link O, I Lanc 1		Link O, Li Line 3 Li	Link 0, L	Link 0, Lin Lanc 5 La	Link O, Lin Lanc 6 Lar	Link O, Lind	Link 1, Link Lanc 0 Lan		Link t, Link t, Lane 2 Lane 3			Link 1,	
40	1x16 Option B	1x16.0ption B 2x8,2x4,2x2,2x1	000101	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	1x16	Link 0, Lane 0		Link 0, I	Lane 3 L	Link O, L	Link O, Lis Lane S La	Link O, Lin Lanc 6 La	Link O, Link Lone 7 Lon	Link O, Link Lanc 8 Lanc	Link 0, Link 0, Lanc 9 Lanc 10	r O, Link O, r 10 Lane 11	0, Link 0, 11 Lane 12), Link 0, 12 Lane 13	1 Link 0, 3 Lane 14	Link 0, Lane 15
9	1x16 Option C	1xf6,1x8,1x4 2x6,2x4,2x2,2x1 1xf6 Option C 4x4,4x2,4x1	000100	1 Host	1 Upstream Socket	1, 2, or 4 Links	00090	1x16	Link 0, Lune 0	Link 0, L	Link 0, Lone 2	Linko, Li Line 3	Link O, L	Link O, Lin Lune 5 La	Link O, Lin Lano 6 Lu	Link O, Link Lone 7 Line	Link O, Link Lunc 8 Lunc	Link O, Link O, Lane 3 Lane 10	c 0, Link 0, c 10 Lane 11	0, Link 0, 11 Lane 12), Link 0, I2 Lane 13	1 Link 0, 3 Lane 14	Link 0, Lone 15
2	4 x 6	4x4,4x2,4x1	000011	1 Host	1 Upstream Socket	1, 2, or 4 Links	00000	\$ x \$	Link 0, Lone 0	Link O, I	Link 0, Lone 2	Link O, L	Link1, L	Link 1, Li	Link 1, Lin	Link 1, Link Lone 3 Lam	Link 2, Link Lune 0 Lun	Link 2, Link 2, Lane 1 Lane 2	.2, Link 2, c.2 Lane 3	2, Link3, 3 Lane 0	i, Link3, 0 Lone1	Link 3,	Link 3, Lone 3
RSVD	RSVD	BSVD	000010	1 Host	1 Upstream Socket 1, 2, or 4 Links	1, 2, or 4 Links	00090																
RSVD	RSVD RSVD	RSVD	00000	1 Host	1 Upptream Socket	1, 2, or 4 Links					١												
RSVD	RSVD RSVD	RSVD	000000	1 Host	1 Upstream Socket 1, 2, or 4 Links	1, 2, or 4 Links	00090																



Table 26: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)

L																							
T of the last	toes Tuc I best	Shade Heet Time Heetman Society Time Heetman Links			1x8, 1x4, 1x2, 1x1																		
Í	-	Supported Bifurcation	Add-is-Card		Contract to the contract to th				r	r	H	H	H	H	H	F	L	L	L	L		Γ	
Š	Card Card Short	Modes	Eacoding	Hors	Hactrasa Designa	Upstream		Description 1 1 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	,	-	-			- 2	-	- 1		-	-	1	<u> </u>	3	7
0/4	Mot Present	Card Not Propert	061111	1 Host	2 Upotream Sockets	2 Linko	00001																
		1x8, 1x4, 1x2, 1x1	061110	1 Host	2 Upstream Sockets	2 Links	00000	1128	Link O.	Link 0, L	Link 0, Li	Link O, Lir	_	⊢	Link O, Link O,	0							
S	1x8						Innan	(Socket 0 only)	Lone 0	_	Lone 2 L	Lame 3 Lo	Lone 4 Lo	Lone 5 Lon	Lane 6 Lane 7	-							
బ్ల	1.04	1x4, 1x2, 1x1	061110	1 Host	2 Upotream Socketo	2 Links	10090	1x4 (Socket 0 only)	Link 0, Lane 0	Link O, L	Linko, L	Link 0, Lane 3											
ပ္လ	521	1x2,1x1	061110	1 Host	2 Upotream Socketo	2 Linko	10090	1x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lanc 1													
28	1x1	1x1	061110	1 Host	2 Upotream Socketo	2 Links	00900	1x1 (Socket 0 only)	Link 0, Lane 0														
S	1x8 Option B	1x8,1x4,1x2,1x1	06/101	1 Host	2 Upotream Sockets	2 Links	10090	1x8 (Socket Donle)	Link 0,	Link O, L	Link 0, Li	Link 0, Lir Line 3 La	Link O, Lin	Link 0, Lin	Link O, Link O, Lane 6 Lane 7	o r-							
ů	2 x8 Option B	2 x 8, 2 x 9, 2 x 1, 2 x 2, 2 x 1	061101	1 Host	2 Upstream Sockets	2 Links	0090		-	-		-		-		O, Link I, Lanc O	t, Link t, 0 Lane 1	Linkt	Link 1,	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lanc 6	Link 1, Lane 7
, N	1x8 Option D	1x8,1x4 2x4, 1x8 Option D 4x2 (First 8 lanes), 4x1	0P1100	1 Host	2 Upstream Sockets	2 Linko	10090	1x8 (Socket 0 only)	Link 0, Lane 0	_	Linko, L Lane 2	Link O, Lir Lane 3 La	Link O, Lin Lanc 4 La	Link O, Lin Lane 5 Lan	Link O, Link O, Lane 6 Lane 7	° -							
ų	1 of Coston	1x(6,1x6,1x4) 2x8,2x4, 1x(6,0xx)xx D 4x4,4x9 (Fires 8 (boxes) 4x4	061100	1 Host	2 Upstream Sockets	2 Links	10090	2 x8	Link 0, Lane 0	Link O, L	Link 0, L	Link O, Lir Lane 3 La	Link 0, Lin Lane 4 La	Link O, Lin Lane 5 Lan	Link O, Link O, Lanc 6 Lanc 7	0, Link 1, 27 Lane 0	1, Link 1, 0 Lane 1	Link 1.	Link 1, Lane 3	Link 1. Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lone 7
BSVD	RSVD RSVD	RsVD	061011	1 Host	2 Upstream Sockets	2 Links	00001		İ				-										
2	9 × 0	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	001010	1 Host		2 Links	0090	1x4 (Socket 0 only)	Link O, Lone O	Link O, L	Link O, Li Lone 2	Link 0, Lane 3											
BSVD	RSVD RSVD	RSVD for future x8 encoding 0b1001	061001	1 Host	2 Upstream Sockets	2 Links	00001																
û	1x16	1x16,1x8,1x4,1x2,1x1	000111	1 Host	2 Upstream Sockets	2 Links	100go	1x8 (Socket 0 only)	Link 0, Lane 0	Link O, L	Link 0, Li	Link 0, Lir Lanc 3 Lo	Link 0, Lin	Link 0, Lin	Link O, Link O, Lane 6 Lane 7	o ==							
ដូ	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	000110	1 Host	2 Upotream Socketo	2 Linko	10090	210	Link 0, Lane 0	⊢	_	⊢	₩	⊢	Link O, Link O, Lane 6 Lane 7	0, Link 1, c.7 Lone 0	1, Link 1,	Link1,	Link 1, Lane 3	Link 1, Lane 4	Link 1, Lone 5	Link 1, Lanc 6	Link 1, Lane 7
Ç	1x16 Option B	1x16,1x6,1x4,1x2,1x1 1x16 Option B 2x6, 2x4, 2x2, 2x1	000101	1 Host	2 Upotream Socketo	2 Linko	00900	218	Link 0, Lane 0	_		Link O, Lir Lane 3 La		Link O, Lin Lane 5 Lan	Link O, Link O, Lanc 6 Lanc 7	0, Link1, 57 Lane 0	1, Link1, 0 Lane1	Link1,	Link 1, Lane 3	Link 1	Link 1, Lone 5	Link 1, Lane 6	Link 1, Lone 7
)	1x16 Option C	1x16,1x6,1x4 2x6,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	0001000	1 Host	2 Upstream Sockets	2 Links	00001	2x8	Link 0, Lane 0	Link O, L	Link O, Li Lone 2 L	Link O, Lin Links 3 Lis	Link O, Lin Lane 4 La	Link O, Lin Lane 5 Lan	Link O, Link O, Lanc 6 Lanc 7	0, Link1, 17 Line 0	1, Link 1, 0 Lane 1	Link1,	Link 1, Lane 3	Link 1, Lane 4	Link 1, Lone 5	Link 1, Lane 6	Link 1, Lone 7
4C	4 x4	4x4,4x2,4x1	000011	1 Host	2 Upotream Sockets	2 Links	00001	2 x4 (EP 0 and 2 only)	Link 0, Lone 0	Link O, L Lane 1 L	Link O, Li Lone 2 L	Link O, Lane 3				Link 2, Lone 0	2, Link 2, 0 Lane 1	Link2,	Link 2, Lane 3				
BSVD		RSVD	000010	1 Host		2 Links	0P001																
RSVD		RSVD	000 001	1 Host	2 Upotream Socketo	2 Links	00001		Ì				1									I	I
RSVD	RSVD RSVD	RSVD	000090	1 Host	1 Host 2 Upstream Sockets	2 Links	00001																

Table 27: Bifurcation for Single Host, Four Sockets and Dual Upstream Links (BIF[2:0]#=0b010)

Single F.	lost, Four Upstre		,	٦	4 x4, 4 x2, 4x1																		
C and	Min Suppor Card Card Short Modes Width Hame	ted Bifurcation	Add-in-Card Encoding PRSMTB(3:0)#	Host	Upstream Derices	Upstream	BIF[2:0]	Resulting tink Lase 0 Lane 1 Lane 2 Lane 3 Lane 4 Lane 5 Lane 6 Lane 8 Lane 9 Lane 10 Lane 17 Lane 13 Lane 14 Lane 15	lage 0		3 pe 2	ane 3		2	<u>.</u>	<u>.</u>	- 5	6.9	. 10 Lage	<u> </u>	12 anc 1	S Lane 1	La La La La La La La La La La La La La L
eļu.	Not Present	Card Not Propent	061111	1 Hoot	4 Upotream Socketo	4 Links	00000																
ಜ	1x8	1x6,1x4,1x2,1x1	061110	1 Host	4 Upstream Sockets	4 Links	00900	1x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3											
ာ့	124	1x4, 1x2, 1x1	061110	1 Host	4 Upotream Socketo	4 Linko	00900	1x4 (Socket 0 only)	Link 0, Lane 0	Link 0, Lanc 1	Link 0, Lane 2	Link 0, Lane 3											
28	1x2	112,111	061110	1 Host	4 Upotream Socketo	4 Links	00900	1x2 (Socket 0 only)	Link 0, Lane 0	Link 0, Lane 1													
30	1×1	1x1	0P1110	1 Host	4 Upstream Sockets	4 Links	00900	1x1 (Socket 0 only)	Link 0, Lane 0														
ပ္လ	1x8 Option B	1x8,1x4,1x8,1x1 1x8 Option B 2x4,2x2,2x1	061101	1 Host	4 Upotream Socketo	4 Linko	00900	224	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 1. Lane 0	Link1, L	Link 1, Lir Lane 2 Lar	Link t. Lane 3							
ů,	2 x8 Option B	2 x 8, 2 x 4, 2 x 2, 2 x 1 2 x 8 Option B 4 x 4, 4 x 2, 4 x 1	061101	1 Host	4 Upotream Socketo	4 Linko	00900	4 x4	Link 0, Lane 0	Link 0, Lanc 1	Link 0, Lane 2	Lane 3 L	Link 1, Lane 0	Link1, L	Link 1, Lir Lane 2 La	Link 1, List Lane 3 Las	Link 2, Link Lanc 0 Lan	Link 2, Link 2, Lanc 1 Lanc 2	Link 2, Link 2, Lone 2 Lone 3	E, Link3, 3 Lane 0	S, Link3, 0 Lane1	Link 3, Lane 2	Link3, Lane3
ಜ	1x8 Option D	1x8,1x4 2x4, 1x8 Option D 4x2 (First 8 lanes), 4x1	061100	1Host	4 Upstream Sockets	4 Links	00000	224	Link 0, Lone 0	Link 0, Lano 1	Link 0, Lone 2	Link O, L	Link 1.	Link1, L	Link 1, Lane 2 Los	Link 1, Lone 3							
ý.	1x16 Option D	1x16,1x8,1x4 2x8,2x4, 1x16 Option D 4x4,4x2 (First 8 lanes),4x1	061 100	1Host	4 Upstream Sockets	4 Links	00000	72.7	Link 0, Lone 0	Link 0, Lane 1	Link 9, Lone 2	Link 0, L	Link 1. Lane 0	Link1, L	Link 1, Lane 2 Los	Link 1 Lin Lone 3 Lua	Link 2, Link Lune 0 Lun	Link 2, Link 2, Lane 1 Lane 2	.2, Link 2, o.2 Line 3	2. Link 3.	S. Link 3, 0 Lone 1	Link 3, Lane 2	Link 3, Lone 3
RSVD	RSVD RSVD	RSVD	061011		4 Upotream Sockets	4 Links	00000						t			H					L		L
ပ္က	2 × 4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	061010	1 Host	4 Upotream Socketo	4 Linko	00900	2 x4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, L	Link 1. Lane 0	Link1, L	Link 1, Lir Lane 2 Lar	Link 1, Lane 3							
RSVD		RSVD for future x8 encoding	0b1 001		4 Upotream Socketo	4 Linko	00000																
RSVD	RSVD	RSVD for future x8 encoding 0b1000	000100		4 Upstream Sockets	4 Links	00000			_			1	+	+	+	+	+	+	+	+		
5	1×16	1X10, 1X0, 1X4, 1X2, 1X1) In the second	Operation sockets	a Filling	00000	(Socket 0 only)	Lane 0	Lane 1	Lone 2	Lane 3					_	_	_		_	_	
40	2 x8 Option A		000110	1 Host	4 Upstream Sockets	4 Linko	0090	2 x4 (Socket 0 & 2 only)	Link 0, Lone 0	Link 0, Lane 1	Link 0, Lone 2	Link 0, Lane 3				E EF	Link 2, Link Lane 0 Lan	Link 2, Link 2, Lane 1 Lane 2	Link 2, Link 2, Lone 2 Lone 3	oi eo			
ů,	1x16 Option B	1x16, 1x6, 1x4, 1x2, 1x1 1x16 Option B 2x6, 2x4, 2x2, 2x1	000101	1 Host	4 Upotream Socketo	4 Linko	0090	2 x4 (Socket 0 & 2 only)	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Link 0, Lane 3				3 2	Link 2, Link Lanc 0 Lan	Link 2, Link 2, Lane 1 Lane 2	Link 2, Link 2, Lane 2 Lane 3	oi eo			
ĵ	1x16 Option C	1x16,1x8,1x4 2x6,2x4,2x2,2x1 1x16 Option C 4x4,4x2,4x1	0001000	1 Host	4 Upstream Sockets	4 Links	00000	127	Link 0, Lanc 0	Link 0, Lane 1	Link 0, Lone 2	Link O, L	Link 1, Lane 0	Link1, L	Link 1, Lir Lane 2 La	Link 1, Lind Lane 3 Lan	Link 2, Link Lanc O Lan	Link 2, Link 2, Lane 1 Lane 2	.2, Link2, c.2 Lane3	P. Link3, 3 Lane 0	S, Link 3, 0 Lane 1	Link 3, Lane 2	Link 3, Lone 3
9	\$x\$	4x4, 4x2, 4x1	000011	1 Host	4 Upotream Socketo	4 Linko	00900	4 24	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lane 2	Lane 3 L	Link 1. Lane 0	Link1, L	Link 1, Lir Lane 2 Lar	Link1, Lin Lone3 Lon	Link 2, Link Lane 0 Lan	Link 2, Link 2, Lane 1 Lane 2	.2, Link2, c.2 Lane3	P. Link3,	S, Link3, 0 Lane1	Link 3, Lane 2	Link3, Lane3
RSVD	RSVD RSVD	RSVD	000010	1 Host	1 Host 4 Upstream Sockets	4 Links	0090																
RSVD		RSVD	000001	1 Host	4 Upptream Sockets	4 Linko	00000																
RSVD	RSVD RSVD	RSVD	0000090	1 Host	1 Host 4 Upstream Sockets	4 Links	00000																



Table 28: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)

Committee Comm	ual Ho:	at, Two Upstream				2 x8, 2 x4, 2 x2, 2 x1																		
Michigones Acid Reference Acid Ref	# P 42	Short	Supported Bifurcation Modes		Host	Upstream Devices		BIF[2:0]	Resulting Link	0 300	Lane 1	2	6 3	- 1	5	E Lane 3	Late	Lane 3	Lane 10	Lane 11	Lane 12	ane 13 L	71 34	ane 15
1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00	ш	Mot Present		0b1fff	2 Hoot	2 Upstream Sockets	2 Links	10140																
144 144,12,114 Office 2 bot 2 bytems blocks 2 bits 0 bytem 0				061110	2 Host	2 Upstream Sockets	2 Links	06101		Link 0,		⊢	_	⊢		⊢								
1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12		1×8								Lone 0	-	-	_	-		-						Ī	i	
1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12 1-12		1x4	1x4, 1x2, 1x1	0b1 110	2 Host	2 Upstream Sockets	2 Links	06101		Link 0, Lane 0		_	nk 0,											
1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10 1.10		1x2		0b1 110	2 Hoot	2 Upstream Sockets	2 Links	10140		Link 0, Lane 0	Link 0, Lane 1													
1		1x1	1x1	0b1 110	2 Host	2 Upstream Sockets	2 Links	10140	_	Link 0, Lane 0														
2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05 2.05		G college	x	0b1 101	2 Hoot	2 Upstream Sockets	2 Links	10140		Link 0,		_		_	_									
2 2 2 2 2 2 2 2 2 2		a londo ovi	2×1	061101	2 Host	2 Upstream Sockets	2 Links	001100	۲	Link 0.	+	+	_	+	-	-	۰	Link 1,	-	Link 1,	Link 1,	Н	Jink 1,	Link 1
14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0 14.0		2 x8 Option B						200		Lone 0	_	-	_	_	_	_	_	-	_	Lane 3	Lone 4	-	ane 6	Lone 7
1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00			1x4	0b1100	2 Hoot	2 Upstream Sockets	2 Links			Link O.	-	-	Н	-	-	-								
170, 170, 170, 170, 170, 170, 170, 170,		1x8 Option D	2 x4, 4 x2 (First 8 lanes), 4 x1					10190		Lane 0									ĺ			_		
			1x16,1x8,1x4	0b1100	2 Host	2 Upstream Sockets	2 Links			Link 0.	⊢	₩	-	⊢	ـــ	⊢	Н	_	_		Link 1,	_	-	Link 1
1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970 1970		C colored	2x8,2x4,					06101		Lane 0											Lane 4			Lone
2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2	le	RSVD	-	051011	2 Host		2 Links	000101						-								ı	t	
57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.00 57.0	ľ			061010	2 Host		2 Links	00,404		Link 0,	-	_	3k 0,											
1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870 1870	1	2 x4	1x4, 1x2, 1x1					-		Lane 0			ne 3										Ī	Į
1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500 1500	9		RSVD for future x8 encoding	0b1 001	2 Host		2 Links	06101														Ī	Ī	
14.06 14.06, 14.16, 14.15 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06 14.06	9	RSVD	RSVD for future x8 encoding	0b1000	2 Hoot	2 Upstream Sockets	2 Links	06101																
\$\frac{1}{2}\triangleright{\text{c}} \triangleright{\text{c}} \triang		1x16		000111	2 Host	2 Upstream Sockets	2 Links	10190		Link 0, Lane 0				_										
2000 SEPON 14 (10,10) 14 (10,10) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,0) 1 (10,			2 x8, 2 x4, 2 x2, 2 x1	011090	2 Hoot	2 Upstream Sockets	2 Linko	06101		Link O.	-		_	-	_	-	_		_		Link 1,	-	_	Link 1.
14 15 15 15 15 15 15 15	ſ	Z x8 Uption &		0,000	1000	Other Control			Ī	noue n	4	_	+	4	4	-	4	+	4	+	t auc t	+	-	oue.
11616-1561. A compared to the		1x16 Option B	×	000	E HOST	& Opertrom sockets	C LINKS	10140		Lane 0									Lane 2	Lane 3	Lane 4		_	Lone 7
44.4 4.4.4.4.4 0c.0011 2 Phoron Bookley 2 Links 0c.0011 2 Links		1x16 Option C	1x16,1x6,1x4 2x6,2x4,2x2,2x1 4x4,4x2,4x1	000100	2 Hoot	2 Upstream Sockets	2 Links	10140		Link 0, Lane 0									Link1 Lone 2	Link1, Lune 3	Link 1,			Link 1, Lone 7
RSYO		4 24	4x4,4x2,4x1	000011	2 Host	2 Upstream Sockets	2 Links	10140		Link 0, Lane 0	_		nk0,				Link 1,							
RSVD RSVD 0b0001 2 Host and Sockets 2 Links 2 Links RSVD RSVD 0b0000 2 Host and Sockets 2 Links 2 Links	9			060010	2 Host	2 Upstream Sockets	2 Links	06101	Н		_	-								\vdash			t	
RSVD RSVD 060000 2 Host 2 Uperream Sockets 2 Links	2	RSVD		000000	2 Hoot	2 Upstream Sockets	2 Links	06101															l	
	οN	RSVD	RSVD	0000000	2 Host	2 Upstream Sockets	2 Links	06101																

Table 29: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)

Quad Hos	st, Four Upstres.	Ruad Host, Four Upstream Sockets, Four Upstream Links	9		4 x4, 4 x2, 4 x1																		
Min Card Card	l se	Supported Bifurcation Modes	Add-in-Card Encoding			Upstream	BIF[2:0]		L.						H	H	H		H	-	H	H	_
9/4	Not Proceed	Card Not Precent	061111		4 Unetroom Sockete	4 Links	06110	Hesting Link Lane U Lane I Lane Z			2	2						2			2	2	
	83.7	1x8,1x4,1x2,1x1	061110	4 Hopt		4 Linko	0110	1x4 (Nove O codo)	Link 0.	Link 0,	Link 0,	Link 0,											
8 8	41	1x4,1x2,1x1	061110	4 Host	4 Upstream Sockets	4 Links	01190	1x4 (Heat 0 only)	Link 0,	-	0 3	Link 0.									H	H	
, S	1x2	1x2,1x1	061110	4 Hoot	4 Upstream Sockets	4 Linko	06110	1x2 (Host 0 only)	Link 0.	-													
မ္က	121	72	0b1 110	4 Host	4 Upstream Sockets	4 Links	01110	1x1 [Host 0 only]	Link 0, Lane 0														
S	1x8 Option B	1x8,1x4,1x2,1x1 1x8 Option B 2x4,2x2,2x1	0b11 01	4 Host	4 Upstream Sockets	4 Links	06110	2×4	Link O. Lone O	Link 0, Lane 1	Lane 2	Link 0, Lone 3	Link 1. Lone 0	Link 1.	Link 1, L	Link 1, Lane 3							
	2 x8 Option B	2 x8 Option B 4 x4, 4 x2, 4 x1	0b1101	4 Host	4 Upotroam Sockets	4 Linko	06110	\$×\$	Link 0, Lane 0	-	Link 0,	Link 0, Lane 3	Link 1, Lane 0	Link 1,	Link 1, L		Link 2, Li Lane 0 Li	Link 2, Lin Lanc 1 Lar	Link 2, Lin Lanc 2 Lan	Link 2, Link 3, Lane 3 Lane 0	Link 3, Link 3, Lane 0 Lane 1	3, Link 3,	Lane 3
		1x8,1x4	001100	4 Hoot	4 Upstream Sockets	4 Links		2 x4	Link 0,	-	Link 0,	Link 0,	Link 1,	\vdash	-	Link 1		-			-	_	-
00	1x8 Option D	1x8 Option D 4 x2 (First 8 lanes), 4 x1					06110		lane 0	Lane	Lane 2	Lone 3	0 oue 0	Lane 1	Lane 2	Same 3					_		
		1x16, 1x8, 1x4	0P1100	4 Host	4 Upstream Sockets	4 Links		p× p	Link O.	-	Link 0,	Link 0,	Link 1,	Link 1,	_	Link 1, Li		_	Link 2, Lin		_	Н	-
ç	1x16 Option D	2 x 6, 2 x 4, 1 x 16 Option D 4 x 4, 4 x 2 (First 8 lanes), 4 x 1					01210		Lane 0	Lane 1	Lane 2	Lane 3	Lane 0		Lane 2		Lane 0	Lane 1		Lane 3	Lane 0 Lane 1	1 Lane 2	Ease 3
6		RSVD	061011	4 Host	4 Upstream Sockets	4 Links	06110															H	
é	2 v.4	2 x4, 2 x2, 2 x1 1 x4 1 x2 1 x1	0b1 010	4 Hoot	4 Upotroom Sockets	4 Linko	01140	2×4	Link 0.	Link O.	Link 0,	Link 0,	Link 1.	Link 1,	Link 1, L	Link 1, Lone 3							
6	RSVD	RSVD for future x8 encoding 0b1001	061001	4 Host	4 Upstream Sockets	4 Links	06110							۰	_		-				H	ŀ	L
RSVD RSVD	RSVD	RSVD for future x8 encoding	001000	4 Host	4 Upstream Sockets	4 Links	01110																
Ů,	1×16	1x16,1x8,1x4,1x2,1x1	000111	4 Host	4 Upetream Sockets	4 Links	06110	1×4 (Host 0 only)	Link O, Lane O	Link O, Lane 1	Lane 2	Link 0, Lone 3											
ç	2 v8 Ontion A	2 x8, 2 x4, 2 x2, 2 x1	000110	4 Host	4 Upstream Sockets	4 Links	06110	2 x4 (Hoet 0 & 2 colu)	Link 0,	Link 0,	Link 0,	Link 0,					Link 1.	Link 1, Lin	Link 1, Lis	Link t, lane 3			
	0 000	1x16,1x8,1x4,1x2,1x1	000101	4 Host	4 Upotream Sockets	4 Links	0110	2 x 4	Link 0,	-	Link 0,	Link 0,						-	-	Link 1,			
	1vf6 Option C	1x16 Option C. 4x4 4x9 4x1	0001000	4 Hopt	4 Upstream Sockets	4 Linko	0110	4×4	Link 0, Lane 0	Link 0, Lane 1	Link 0, Line 2	Link 0, Lane 3	Link 1, Lane 0	Link 1, Lane 1	Link 1, L	Link 1, Lane 3 L		_			Link 3, Link 3, Lanc 0 Lanc 1	3, Link 3, 1 Lane 2	Link3, Line3
	4 × 6	4×4,4±2,4×1	050011	4 Host	4 Upstream Sockets	4 Links	06110	p×p	Link 0, Lane 0	Link 0, Lane 1	Link 0, Lone 2	Link 0, Lone 3	Link 1, Lane 0	Link 1, Lane 1	Link1, 1 Lane 2 L	Link1, Li Lane3 Li	Link 2, Li Lane 0 Li	Link 2, Lin Lane 1 Lar	Link 2, Lin Lane 2 Lan	Link 2, Link Lane 3 Lan	Link 3, Link 3, Lone 0 Lone 1	3, Link 3, 1 Lane 2	F. Link3,
RSVD RSVD		RSVD	000010	4 Hoot	4 Upotroom Sockets	4 Linko	06110																
RSVD RSVD		RSVD	000000	4 Host		4 Linko	06110																
RSVD RSVD		RSVD	000000	4 Hoot	4 Instream Sockets	4 links	0840	ĺ		1	ĺ	ĺ	ĺ	ĺ		ĺ							



Table 30: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)

Quad/Oct	t Host, Four/Eig	SwadiOct Host, Four/Eight Upstream Sockets, Four/Eight Upstream links	ht Upstream links		4 x2, 4 x1																		
e P	Mia Card Card Short	Supported Bifurcation Add-in-Card Modes Encoding	Add-in-Card Encoding			Upstress	BIF[2:0]						H										
Width Name	No.		PRSMTB[3:0]#		Host Upstream Devices			Reculting Line 0 Lane 1 Lane 2 Lane 3 Lane 4 Lane 5 Lane 6 Lane 8 Lane 9 Lane 10 Lane 12 Lane 13 Lane 14 Lane 15	Lane 0	-	Lane 2	Lane 3	7 Pee 4	t S see	9 20	2	8	9 Lane	10	1 1200	Lane 13	Lane 14	Lane 15
qu	Not Present	Card Not Present	061111	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111					۱				H	H	H	H	L			
ő	118	1x8,1x4,1x2,1x1	0b1110	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111	1x2 (Hoet 0 only)	Link 0, Lane 0	Link 0, Lanc 1													
S	124	1x4,1x2,1x1	061110	4/8 Hopt	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0PIII	1x2 (Host 0 only)	Link 0.	Link 0, Lane 1													
ς,	112	122, 131	0P1110	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	m40	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1													
S	14	121	0b1 110	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	11190	fxt (Host 0 only)	Link 0, Lane 0														
ပ္လ	1x8 Option B	1x8,1x4,1x2,1x1 1x8 Option B 2x4,2x2,2x1	0b11 01	4/8 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	III 00	2 x 2 (Hopt 0 & Lonly)	Link 0, Lane 0	Link 0, Lane 1	Link 1, Lane 0	Link 1, Lane 1											
	2 x8 Option B	2 x8 Option B 4 x4, 4 x2, 4 x1	061101	4/8 Hopt	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	Ob##	2 x2 (Host 0 & 1 only)	Link 0.		-	Link 1,											
ç	0.00	1x8,1x4 2x4, 4x9 Contract A of Place Blood A of	061 100	478 Host	478 Host 418 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 links	111 gp	2X.\$	Link 0, Lane 0	Link 0, Lane 1	Link 1, Lane 0	Link 1, L	Link2, U	Link 2, Lin Lane 1 La	Link3, Link3, Lane 0 Lane 1	67.7							
П	a long	1x16,1x6,1x4	0P1100	478 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	***	4 x2	Link 0,	Link O.	Link 1.	Link 1.	Link 2, L	Link 2, Lin	Link 3, Link 3,	6.		H	-				
Q.	1x16 Option D	4C 1x16 Option D 4x4, 4x2 (First 8 lance), 4x1							o allea		_		_		_		_						
RSVD RSVD	RSVD	RSVD	0b1 011	478 Hoot	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111																
g	2 x4	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	0b1 010	478 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	11190	2 x2 (Host 0 & 1 only)	Link 0, Lane 0	Link 0, Lane 1	Link 1, Lane 0	Link 1, Lane 1											
RSVD RSVD	RSVD	RSVD for future x8 encoding 0b1001	0b1 001	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	0b111																
RSVD RSVD	RSVD	RSVD for future x8 encoding	0P1000	478 Hoot	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	05111																
ç	1x16	1x16, 1x8, 1x4, 1x2, 1x1	000111	4/8 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111	1x2 (Host 0 only)	Link 0, Lane 0	Link 0, Lane 1								_	_				
Q.	2 x8 Option A	2x8,2x4,2x2,2x1	01000	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111	1x2 (Host 0 & Lonle)	Link 0, Lane 0	Link O, Lane 1						Link 1,	1 Link1						
		1x16,1x8,1x4,1x2,1x1	0b0101	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	DP40	2×2	Link 0.	Link O.						Link 1	-						
Ç	1x16 Option B	1x16 Option B 2x8, 2x4, 2x2, 2x1	00000	1000				(Host 0 & Lonly)	Lane 0	Lane 1	ĺ	۱		1		Lone 0	-	- 0	-				
ů	1x16 Option C	1x16.1x0,1x4, 2x6,2x4,2x2,2x1 1x16.0ption C 4x4,4x2,4x1		#CO HOST	aro nost aro upstream socrets a or o xz umst	* of o x2	1140 1140	(Host 0 & Lonly)		Lane 1						Lane 0	Lone 0 Lone 1	V T.		_			
ç	\$1.5	4 x4, 4 x2, 4 x1	000 011	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	11190	4 x2 (Host 0 & 1 only)	Link 0, Lane 0	Link 0, Lane 1			Link 1, L	Link 1, Lane 1									
RSVD RSVD	RSVD	RSVD	000010	478 Host	4/8 Host 4/8 Upstream Sockets 4 or 8 x2 Links	4 or 8 x2 Links	06111																
RSVD RSVD	RSVD	RSVD	0P0 001	478 Host	478 Host 478 Upstream Sockets 4 or 8 x2 Links 0b111	4 or 8 x2 Links	0b111																
RSVD RSVD	RSVD	RSVD	0000000	4/8 Host	478 Hotel 478 potresia Sockete 4 or 8 v9 links	4 or 8 x2 Links	0P111									_	_	_	_	_			

3.9 Power Capacity and Power Delivery

There are four permissible power states: AC Power Off, ID Mode, Aux Power Mode (S5), and Main Power Mode (S0). The transition of these states is shown in Figure 31Figure 29. The max available power envelopes for each of these states are defined in Table 31.




Table 31: Power States

Power State	PWRDIS	PERSTn	FRU	Scan	RBT	3.3V	12V
				Chain	Link		
AC Power Off	Low	Low					
ID Mode	High	Low	Х	Х		Χ	Х
Aux Power Mode (S5)	Low	Low	Χ	Х	Χ	Χ	Х
Main Power Mode (S0)	Low	High	Χ	Х	Х	Х	Х

3.9.1 AC Power Off

In AC power off mode, all power delivery has been turned off or disconnected from the baseboard.

3.9.2 ID Mode

In the ID Mode, only 3.3V Aux is available for powering up management only functions. FRU accesses are only allowed in this mode.

3.9.3 Aux Power Mode (S5)



In Aux Power Mode provides both 3.3V Aux as well as 12V Aux is available. 12V Aux may be used to deliver power to the add-in card, but only up to the Aux budget of 35W.

3.9.4 Main Power Mode (S0)

In Main Power Mode provides both 3.3V and 12V (Main) across the OCP connector. The add-in card operates in full capacity. Up to $\frac{79.280}{2}$ W may be delivered on 12V, and 3.63W on the 3.3V pins.

3.10 Power Supply Rail Requirements

The baseboard provides 3.3Vaux and 12Vaux/main to both the Primary and Secondary connectors. The rail requirements are leveraged from the PCIe CEM 4.0 specification. For OCP NIC 3.0 cards, the requirements are as follows:

Table 32: Baseboard Power Supply Rail Requirements - Slot Power Envelopes

Power Rail	30W - <u>35W</u> Slot	80W Slot	150W
	Small Card Hot Aisle	Small Card Cold Aisle	Large Card Cold Aisle
3.3V			
Voltage Tolerance	±9% (max)	±9% (max)	±9% (max)
Supply Current			
ID Mode	375mA (max)	375mA (max)	375mA (max)
Aux Mode	1.1A (max)	1.1A (max)	2.2A (max)
Main Mode	1.1A (max)	1.1A (max)	2.2A (max)
Capacitive Load	150μF (max)	150μF (max)	300μF (max)
12V			
Voltage Tolerance	±8% (max)	±8% (max)	±8% (max)
Supply Current			
ID Mode	100mA (max)	100mA (max)	100mA (max)
Aux Mode	1. 3A- 5A (max)	3.3A (max)	6.3A (max)
Main Mode	2. 5A <u>9</u>A (max)	6.6A (max)	12.5A (max)
Capacitive Load	1000μF (max)	2000μF <u>1000μF</u> (max)	4000μF <u>2000μF</u> (max)

Note: While cards may draw up to the published current rating, 7the baseboard vendor shall evaluate its cooling capacity shall be evaluated for each of the supported slot power envelopes.

Commented [NT12]: 1000uF/1000uF/2000uF.

Tentative. Waiting for recommended values from system vendors.

3.11 Hot Swap Considerations for 12V and 3.3V Rails

For baseboards that support system hot (powered on) add-in card insertions and extractions, the system implementer shall consider the use of hotswap controllers on both the 12Vmain/aux and 3.3Vaux pins to prevent damage to the baseboard or the add-in card. Hotswap controllers help with in-rush current limiting while also providing overcurrent protection, undervoltage and overvoltage protection capabilities.

The hotswap controller may gate the 12Vmain/aux and 3.3Vmain/aux based on the PRSNTB[3:0]# value. Per Section 3.6.3, a card is present in the system when the encoded value is not 0b1111. The PRSNTB[3:0]# can be AND'ed together and connected to the hotswap controller to accomplish this result. Per the OCP NIC 3.0 mechanical definition (Section XXX), the present pins are short pins and engage only when the card is positively seated.

Baseboards that do not support hot insertion, or hot extractions may opt to not implement these features.

3.12 Power Sequence Timing Requirements

The following figure shows the power sequence of PRSNTB[3:0]#, 3.3Vaux, 12Vaux/12Vmain relative to PWRDIS, BIF[2:0]#, PERSTn*, the add-in card power ramp and NIC PWR GOOD.

Figure 3230: Power Sequencing






Table 33: Power Sequencing Parameters

Parameter	Value	Units	Description
T_{ss}	20	ms	Max time between system 3.3Vaux and 12Vaux/main ramp
			to power stable.
T _{AUXVALID}	>1	ms	Min time between 3.3Vaux valid to PWRDIS assertion.
T _{BIFVALID}	>1	ms	Min time between BIF[2:0]# valid to PWRDIS assertion. The
			BIF[2:0]# value sets the add-in card bifurcation mode (if
			applicable)
T_{PL}	</td <td>ms</td> <td>Max time between the NIC payload power ramp to</td>	ms	Max time between the NIC payload power ramp to
			NIC_PWR_GOOD assertion
T _{PVPERL}	>100	ms	Max time between PWRDIS deassertion and PERST#
			deassertion. This value is from the PCIe CEM Specification,
			Rev 4.0.

4 Management

4.1 SMBus Interface

The SMBus provides manageability of the add in card.

4.1 NC-SI Over RBT Sideband Interface

NC-SI Over RBT provides a low speed management path for the add-in card. This is implemented via RMII pins between the BMC and the add-in card. NC-SI Over RBT is the recommended management method for OCP NIC 3.0 cards. Protocol and implementation details can be found in the DMTF DSP0222 standard.

4.1.1 NC-SI Over RBT addressing Addressing

NC-SI Over RBT capable devices must use a unique Package ID to ensure there are no addressing conflicts.

Baseboards use the SlotID pin on the Primary Connector for this identification. The SlotID value may be directly connected to GND (Slot ID = 0), or pulled up to 3.3Vaux (Slot ID = 1).

For add-in cards, Package ID[2:0] is a 3-bit field and is encoded in the NC-SI Channel ID as bits [7:5]. Package ID[2] is defaults to 0b0 in the NC-SI specification, but is optionally configurable if the target silicon supports configuring this bit. Package ID[1] is connected to the SLOT_ID pin and is directly connected to the SlotID pin. Package ID[0] is set to 0b0 for Network Silicon #0. For OCP NIC 3.0 add-in cards with two discrete silicon instances, Package ID[1] is set to 0b1. Refer to the endpoint device datasheet for details on the Package ID configuration options.

Up to four silicon devices are supported on the bus if only Package ID[1:0] is configurable (e.g. Package ID[2] is statically set to 0b0). Up to eight silicon devices are supported on the NC-SI bus if Package ID[2:0] are all configurable. Refer to the DMTF DSP0222 standard for more information.

4.1.14.1.2 Arbitration Ring Connections

Commented [TN13]: I swapped the order of the SMBus and NC-SI Over RBT sections. NC-SI Over RBT is preferred, SMBus is a secondary option.



For baseboards that implement two or more Primary Connectors, the NC-SI Over RBT arbitration ring may be connected to each other. The arbitration ring must support operation with a one card, or both cards installed. Figure-Figure 21 XXX-shows an example connection with dual Primary Connectors.

4.2 SMBus Interface

The SMBus provides a low speed management bus for the add-in card. The FRU EEPROM and on-board temperature sensors are connected on this bus. Additionally, network controllers may utilize the SMBus interface for NC-SI over MCTP. Proper power domain isolation shall be implemented on the NIC.

Note: The preferred network controller management path is NC-SI Over RBT, as described in Section 4.1. Silicon devices may offer both a SMBus and NC-SI Over RBT interface. In such instances, the add-in card developer shall choose NC-SI Over RBT.

4.2.1 SMBus Address Map

All predefined SMBus addresses for OCP NIC 3.0 are shown in Table 34. Baseboard and add-in card designers must ensure additional devices do not conflict. The addresses shown are in 8-bit format and represent the read/write address pair.

Table 34: Power Sequencing Parameters

Address (8-bit)	Device	<u>DescriptionNotes</u>	
0xA2 / 0xA3	EEPROM	On board FRU EEPROM	
0xTBD	Network	Value dependent on NIC vendors.	
	Controller IC		
0x98 / 0x99	<u>Temperature</u>	TMP422/423 Temperature sensor	
	Sensor		
		Optional. Used for remote on-die thermal sensing.	
		Optional. Powered from Aux power domain.	

Commented [TN14]: Should we pre-define a range?

0x9E / 0x9F	<u>Temperature</u>	Emulated TMP421 Temperature sensor.	
	Sensor		
		Optional. Thermal reporting is emulated from the target	
		device. The communication interface is over SMBus and	
		is compliant to the TMP421 register definition.	
0x 3 9E / 0x 3 9F	Temperature	TMP421 Temperature sensor.	
	Sensor		
		Optional. Used for remote on-die thermal sensing.	
		Optional. Powered from Aux power domain.	
0xA2 / 0xA3	EEPROM	On-board FRU EEPROM.	
		Mandatory. Powered from Aux power domain.	

4.24.3 MAC Address Requirements

Placeholder; needs other editors' help. AR: Jia for internal feedback.

[Editor's note: TN 20171215] Is the MAC address information located in the FRU EEPROM or is it a separate device all together?

4.34.4 FRU EEPROM

4.3.14.4.1 FRU EEPROM Address, Size and Availability

The FRU EEPROM on OCP NIC 3.0 is-provided for the for-baseboard to determine the card type identify different types of OCP NIC. OCP NIC FRU EEPROM is- and is directly connected to the SMBCLK/SMBDATSMBus on the card -edge. Only one EEPROM is required for a single physical add-in card regardless of the PCIe width or number of physical card edge connectors it occupies. The FRU EEPROM shall be connected to the Primary connector SMBus.

The EEPROM is (pin A7/A8) and addressable is at 0xA2/0xA3 for the write/read pair in -(8-bit format). The size of EEPROM is 1Kbits for the base EEPROM map. Add-in card. NIC vendors

Commented [TN15]: The OCP 2.0 specification says the TMP421 is located at address 0x3E (8-bit).

The TI datasheet for this device shows 100 11xx (7-bit) / 0x98 (8-bit) as the base address.

Commented [JN16]: Need update to larger?



<u>suppliers</u> may use larger size EEPROM <u>if needed</u> if needed to store vendor specific information.

Only one EEPROM is required for one NIC, and it shall be connected to the SMBus on Primary connector.

<u>The FRU EEPROM shall be is readable in all three power states (accessible in ID mode, AUX(S5) mode, and MAIN(S0) mode.</u>

4.3.24.4.2 FRU EEPROM Content Requirements

Editor's note [TN, 20171208]: the EEPROM map definition should include the card power class (e.g. be able to identify the max power required for 12V to the baseboard). This allows the baseboard to intelligently enable/disable the card based on the available baseboard power budget.

<u>The FRU EEPROM shall Follow follow the data format specified in the IPMI Platform</u>

Management FRU Information Storage Definition v1.02 for data format. Use OEM record 0xC0, offset 0x01 to through TBD 0x05 to store OCP NIC specific records for the OCP NIC.

Table 3534: FRU EEPROM Record – OEM Record 0xC0, Offset 0x00

Offset 0	Description	
	Manufacturer ID, LS Byte first (3 bytes total)	

Table 363415: OCP NIC Specific FRU EEPROM Records – OEM Record 0xC0, Offset 0x01

Offset 1	Primary Connector PRSNTB [3:0]#		
0b1110 (ox0E)	Follows Pinout; to be filled after the pinout table is fixed		
0b1101 (ox0D)			
0b1100 (0x0C)			
0b1010 (0x0A)			
0b0111 (0x07)			
0b0110 (0x06)			

Commented [JN17]:

To be refreshed; may match to present pin decode table.

0b0101 (0x05)			
0b0100 (0x04)			
0b0011 (0x03)			
0b1011 (0x0B)	Not a valid reading – Wrong EEPROM programming		
0b1111 (0x0F)	Not a valid reading – Wrong EEPROM programming		
All others	thers RFU		
No FRU device detected	No NIC connected / bad connection		

Table 3735: FRU EEPROM Record – OEM Record 0xC0, Offset 0x02

Offset 2	Secondary Connector PRSNTB [3:0]#		
0b1110 (ox0E)	Follows Pinout; to be filled after the pinout table is fixed		
0b1101 (ox0D)			
0b1100 (0x0C)			
0b1010 (0x0A)			
0b0111 (0x07)			
0b0110 (0x06)			
0b0101 (0x05)			
0b0100 (0x04)			
0b0011 (0x03)			
0b1011 (0x0B)	Not a valid reading – Wrong EEPROM programming		
0b1111 (0x0F)	Not a valid reading – Wrong EEPROM programming		
All others	RFU		
No FRU device	No NIC connected / bad connection		
detected			

Table 3836: FRU EEPROM Record – OEM Record 0xC0, Offset 0x03

Offset 3	Card max power in Aux(S5)



0x01 0xFE	Hex format in Watts when NIC is in AUX(S5) mode; LSB = 1x Watt; round up to the nearest Watt for fractional valuesfor fraction.	
0xFF	Invalid entry	
0x00	Invalid entry	

Table 3937: FRU EEPROM Record – OEM Record 0xC0, Offset 0x04

Offset 4	Card max power in Main(S0)	
0x01 0xFE	Hex format in Watts when NIC is in Main (S0) mode; LSB = $1x$ Watt; round-up to the nearest Watt for fractional values for fraction.	
0xFF	Invalid entry	
0x00	Invalid entry	

Table 4038: FRU EEPROM Record – OEM Record 0xC0, Offset 0x05

Offset 5	Thermal Reporting Interface		
0x01	Emulated thermal reporting on SMBus		
0x02	Remote on-die sensor with TMP421 on SMBus		
0x04	PLDM thermal reporting via method on-NC-SI over RBT		

4.44.5 FW Requirements

(Editors note (Jia): tentativeTentative list; collecting feedback)

4.5.1 Firmware Update

• <u>The OCP NIC 3.0 add-in card</u> shall support device firmware upgrades from the BMC controller.

4.4.14.5.2 Secure Firmware

- The OCP NIC 3.0 add-in card shall support secured firmware.
- ; wWhenre the secured firmware feature is enabled, the device-OCP NIC 3.0 add-in card shall allow only update and execute signed firmware, only, and execute signed firmware only

4.4.24.5.3 Firmware Queries

<u>The OCP NIC 3.0 add-in card shall allow queries for to obtain the FW-firmware</u> versions, <u>and-device model</u>, and device /ID from via both in-band and out-of-band interfaces without , without impacting NIC function and performance of in band and out-of-bandsaid paths.

4.4.34.5.4 Multi-Host Firmware Queries

A multi-host capable OCP NIC 3.0 add-in card shall Multi-host NIC shall-gracefully handle concurrent in-band accesses-queries from multiple hosts and out-of-band access from the BMC the for query management status and firmware / device model, and device /ID information.

•

----A multi-host capable OCP NIC 3.0

- Madd-in card shall ulti host NIC shall allow only permit one entity to perform write accesses to NIC firmware at a time, without creating contention.
- A multi-host capable OCP NIC 3.0 add-in card shall gracefully handle exceptions when more than one entity attempts to perform concurrent NIC firmware writes. and/or crashing when more than one entities attempt to perform write action to NIC firmware.

.

4.54.6 Thermal Reporting Interface

<u>The OCP NIC 3.0 Thermal thermal reporting interface is defined on SMCLK/ SMDAT-the primary connector SMBus (A7/A8) or via NC-SI over RBT depending on the implementation methods described in this section.</u>



The implementation of this requirement will-improves the system thermal management of system and allows the baseboard management device to access key component temperatures on an OCP NIC.

There are

<a href="https:

Emulated thermal reporting method and remote on-die sensing method are the the 2x-two methods defined in OCP NIC 2.0 and is used in the current 3.0 spec release. In both cases, the BMC treats the temperature sensors as Both methods will be treated a TI/TMP421 (or equivalent) device. by baseboard management controller as a TI/TMP421 thermal sensor with The temperature sensor is accessible at slave address 0x3E/0x3F as the read/write pair in 8--bit format over the SMBus. SMBus is the thermal reporting interface for these 2x methods.

The third reporting method is using PLDM. method is—This is the recommend implementation method of for OCP NIC 3.0. PLDM uses the NC-SI over RBT as the underlying protocol. NC SI over RBT is the thermal reporting interface for this method.

A thermal reporting interface is required for all OCP NIC 3.0 complaint cards with a TDP > 10W. For OCP NIC with Thermal Design Power > 10 Watts, this implementation of this interface is required.

Thermal reporting interface shall be accessible in AUX(S5) mode, and MAIN(S0) mode.

4.5.14.6.1 Emulated Thermal Reporting (may remove if PLDM is a good replacement for all coming NICs)

Emulated Thermal Reporting requires each OCP NIC 3.0 compliant device to In this method, OCP NIC should emulate its key temperatures following the TI/TMP421 (or equivalent) register mapping¹. The slave address 0x3E/0x3F as the read/write pair in 8-bit format over the Primary Connector SMBus.

¹ TMP421 specification: http://www.ti.com/lit/ds/sbos398c/sbos398c.pdf

Commented [JN18]: Was 5W for OCP NIC 2.0 Updated to 10W to match thermal chapter

Open Compute Project • NIC • 3.0

Rev0.01

to be accessed from SMBus (A7/A8). The emulation should follow TMP421 register mapping².—The baseboard will Baseboard treats the OCP NIC-threat the thermal sensor as a TMP421. The Baseboard baseboard BMC controller should must use 2x-two separate reads to obtain the MSB and LSB of temperature data. This information Data obtained is is used for system thermal monitoring and fan speed control.

There are two temperatures for TMP421 register mapping — , local and remote channel 1 and local. Remote channel 1 is typically used to represent key controller temperature of the card. This measures the temperature using a remote diode. The Local local channel is typically used to represent highest of other key components temperature on the card, such as highest temperature of active cable module.

Address of the emulated TMP421 device is fixed at 0x3E in 8bit format.

An implementation block diagram is shown in Figure 29.

Figure 3329: Block Diagram for Emulated Thermal Reporting

Field Code Changed






Figure 20: Block Diagram for Emulated Thermal Reporting

If an additional temperature sensitive device needs monitoring, the emulated controller can be changed to a TMP422/TMP423 in addition to the register map. With firmware change of the controller on baseboard managing thermal data and control, a register mapping of TMP422/TMP423 can be used to support one/two more temperatures without hardware change. The TMP422/TMP423 slave address of emulated device is always 0x3E/0x3F as a read/write 8-bit address pair, even it emulates TMP422/TMP423.

<u>The Vendor vendor ID</u> and device ID is are mapped to offset 0xFE and 0xFF for the board management controller BMC to detect card types.

Power reporting and power capping is are mapped to offset 0xF2 and 0xF3 as an optional feature to achieve device power monitoring and power capping level setting.

<u>Table 41: Table 39:</u> describes the register implementation requirement for emulated method.

Commented [JN19]: Needs update

Table 413917: Implementation Requirement for TMP421 Registers


Offset	Description	Original TMP offset	Implementation requirement for emulated method
0x0	Local Temperature (High Byte)	Y	Represents highest temperature of all other key components Required if any of the other key components or modules are critical for thermal design
	(riigii byte)		Otherwise it is an optional offset and return 0x00 if not used
0x1	Remote Temperature 1 (High Byte)	Y	Required; represent temperature of main controller
0x2	Remote Temperature 2 (High Byte)	Y	Optional; represent temperature of key component 1; return 0x00 if not used
0x3	Remote Temperature 3 (High Byte)	Y	Optional; represent temperature of key component 2; return 0x00 if not used
0x8	Status Register	Υ	Not required
0x9	Configuration Register 1	Υ	Not required; Emulated behavior follows SD=0, Temperature Range=0
0x0A	Configuration Register 2	Y	Required; follow TMP423 datasheet to declare the channel supported; RC=1
0x0B	Conversion Rate Register	Y	Not required; Equivalent emulated conversion rate should be >2 sample/s
0x0F	One-Shot Start	Υ	Not required
0x10	Local Temperature (Low Byte)	Y	Optional; return 0x00 if not used
0x11	Remote Temperature 1 (Low Byte)	Y	Optional; return 0x00 if not used



0x12	Remote	Υ	Optional; return 0x00 if not used
UX12	Temperature 2 (Low Byte)		
0x13	Remote Temperature 3 (Low Byte)	Y	Optional; return 0x00 if not used
0x21	N Correction 1	Υ	Not required
0x22	N Correction 2	Υ	Not required
0x23	N Correction 3	Υ	Not required
0xF0	Manufacturer	N	High byte of PCIe vendor ID, if using emulated
UXFU	ID(High Byte)		temperature sensor method
0xF1	Device ID(High	N	High byte of PCIe device ID, if using emulated
OXII	Byte)		temperature sensor method
0xF2	Power reporting	N	Optional; card power reporting; 1LSB=1W; Read only
0xF3	Power capping	N	Optional; card power capping; 1LSB=1W; Read/Write
0xFC	Software Reset	Υ	Not required
0xFE	Manufacturer ID	Y(redefined)	Low byte of PCIe vendor ID, if using emulated
UXFE	ivialiulactulei ID		temperature sensor method
0xFF	Device ID	Y(redefined)	Low byte of PCIe device ID, if using emulated
OALL	Device 1D		temperature sensor method

4.5.24.6.2 Remote on-die sensing

Alternatively, one TMP421 sensor can be used to do on die temperature sensing for IC with thermal diode interface with TMP421 remote sensing channel; Connection diagram is shown in Figure 30. For NIC needs more than one remote on-die sensing, TMP422/TMP423 can be used and slave address is 0x98(8bit) for this case.



Field Code Changed

Commented [JN20]: Update pin # of diagram

Open Compute Project • NIC • 3.0

Rev0.01

Figure 30: Block Diagram for Remote on-die Sensing



Placeholder; needs other editors' help.

4.5.44.6.4 Thermal reporting accuracy

The recommended accuracy for temperature sensors on the card is $\pm 3^{\circ}\text{C}$

5 Data Network Requirement

5.1 Network Booting

OCP NIC 3.0 shall support network booting in uEFI system environment with both IPv4 and IPv6 network booting.

For UEFI booting, below features are required (tentative list; collecting feedback)

- EFI_DRIVER_BINDING_PROTOCOL (for starting and stopping the driver)
- EFI_DEVICE_PATH_PROTOCOL (provides location of the device)
- EFI_MANAGED_NETWORK_SERVICE_BINDING_PROTOCOL (asynchronous network packet I/O services)
- EFI_DRIVER_DIAGNOSTICS2_PROTOCOL & EFI_DRIVER_DIAGNOSTICS_PROTOCOL (driver will allow the UEFI shell command *drvdiag* to perform a cursory check of the connections managed by the driver)
- Human Interface Infrastructure (HII) protocols
- EFI_DRIVER_HEALTH_PROTOCOL

EFI_FIRMWARE_UPDATE_PROTOCOL



6 Routing Guidelines and Signal Integrity Considerations

6.1 NC-SI Over RBT

For the purposes of this specification, the min and max electrical trace length of the NC-SI signals shall be between 2 inches and 4 inches. The traces shall be implemented as 50 Ohm impedance controlled nets.

Min Length: 2"

Max length: 4"

Impedance: 50 Ohm single ended



This section is a placeholder for the PCIe routing guidelines and SI considerations.

Add-in card suppliers shall follow the PCIe routing specifications.

At this time, the OCP NIC subgroup is working to identify and agree to the channel budget for an add-in card and leave sufficient margin for the baseboard.

PCIe Gen3

Min Length (or Loss?): TBD

Max Length (or Loss?): TBD

Impedance: 85 Ohm +/ 10%

PCIe Gen4

Min Length (or Loss?): TBD

Max Length (or Loss?): TBD

Impedance: 85 Ohm +/ 10%

Refer to the PCIe CEM and PCIe Base specifications for end-to-end channel signal integrity considerations.

Commented [JN21]:

- 1.Discussion point of $\mathbf{1}^{\text{st}}$ draft (define or not define in 1.00?)
- 2. Anything other than loss and impedance shall be defined to be complete

Commented [TN22]: Point to the PCIe spec for the electrical specs (See PCIe CEM Section 6.3.x. 4.7.x, 4.8) and SFF-TA-1002.

7 Thermal and Environmental

7.1 Environmental Requirements

Specifics are not included to permit adoption of OCP 3.0 NIC in systems with varying thermal requirements and boundary conditions. The system adopting OCP NIC should define air flow direction, local approach air temperature and speed to the NIC, operational altitude and relative humidity.

For example, a system configured with I/O facing the cold aisle, can specify approach air temperature and speed of 35°C and 200 LFM respectively, with airflow impinging on the I/O modules first and an operational altitude of 6000 feet.

7.1.1 Thermal Reporting interface

[Link to 4.6; this session can be incorporated into Chapter 4.6] The NIC should support temperature reporting for key components on the card (including readings from active I/O modules). To improve thermal efficiency, the recommended accuracy for temperature sensors on the card is ±3°C. A power reporting interface is optional for low-power NICs (less than 10W), but strongly recommended for higher-powered NICs.

7.1.2 Thermal Simulation Boundary Example

Placeholder for the link to upcoming test fixture documentation (under development).

7.2 Shock & Vibration

This specification does not cover the shock and vibration testing requirements for an OCP NIC 3.0 add in card or its associated baseboard systems. OCP NIC 3.0 components are deployed in various environments. It is up to each add-in card and baseboard vendor to decide how the shock and vibration tests shall be done.

Seek ME for input for common shock and Vib spec.

Plan to remove if there is no common spec.



7.3 Regulation

This An OCP NIC 3.0 add-in card shall meet CE, CB, FCC Class A, WEEE, and RoHS requirements.

8 Revision History

Author	Description	Revision	Date
Thomas Ng	Initial draft	0.1	12/xx/2017