

OCP NIC 3.0 Design Specification

Version 0.01

Author: OCP Server Workgroup, OCP NIC subgroup



Table of Contents

1	Overvie	2W	7
	1.1	License	7
	1.2	Background	8
	1.3	Acknowledgements	9
	1.4	Overview	9
	1.4.	.1 Mechanical Form factor overview	9
	1.4.	.2 Electrical overview	<u>1312</u>
	1.5	References	<u>1312</u>
2	Card Fo	orm Factor	<u>15</u> 14
	2.1	Overview	<u>15</u> 14
	2.2	Form Factor Options	<u>15</u> 14
	2.3	I/O bracket	<u>1716</u>
	2.4	Line Side I/O Implementations	<u>1716</u>
	2.5	LED Implementation	<u>18</u> 17
	2.6	Mechanical Keepout Zones	<u>1918</u>
	2.6.	.1 Baseboard Keep Out Zones	<u>1918</u>
	2.6.	.2 Add-in Card Keep Out Zones	<u>1918</u>
	2.7	Labeling Requirements	<u>2019</u>
	2.8	Insulation Requirements	<u>2019</u>
	2.9	NIC Implementation Examples	<u>2019</u>
	<mark>2.10</mark>	Non-NIC Use Cases	<u>2019</u>
	<mark>2.10</mark>	0.1 PCIe Retimer card	<u>20</u> 19
	<mark>2.10</mark>	0.2 Accelerator card	<u>2019</u>
	<mark>2.10</mark>	0.3 Storage HBA / RAID card	<u>20</u> 19
3	Card Ed	dge and Baseboard Connector Interface	<u>2019</u>
	3.1	Gold Finger Requirement	<u>2019</u>
	3.1.	.1 Gold Finger Mating Sequence	<u>2221</u>
	3.2	Baseboard Connector Requirement	<u>2523</u>
	3.3	Pin definition	<u>2624</u>

Rev0.01

	3.4		Signal Descriptions – Common	. <u>323(</u>
		3.4.	PCIe Interface Pins	. <u>323(</u>
		3.4.	2 PCIe Present and Bifurcation Control Pins	. <u>3634</u>
		3.4.	3 SMBus Interface Pins	. <u>383(</u>
		3.4.	4 Power Supply Pins	. <u>40</u> 3
		3.4.	5 Miscellaneous Pins	. <u>41</u> 3
	3.5		Signal Descriptions – OCP Bay (Primary Connector)	. <u>4139</u>
		3.5.	PCIe Interface Pins – OCP Bay (Primary Connector)	. <u>4239</u>
		3.5.	2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)	. <u>44</u> 4
		3.5.	3 Scan Chain Pins – OCP Bay (Primary Connector)	. <u>50</u> 4(
		3.5.	4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)	. <u>5854</u>
	3.6		PCIe Bifurcation Mechanism	. <u>60</u> 5!
		3.6.	PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#,	
		PRS	NTB[3:0]#)	. <u>625(</u>
		3.6.		
		3.6.	3 PCIe Bifurcation Decoder	. <u>635</u>
		3.6.	Bifurcation Detection Flow	. <u>6659</u>
		3.6.	5 PCIe Bifurcation Examples	. <u>676(</u>
	3.7		PCIe Clocking Topology	. <u>79</u> 6(
	3.8		PCIe Bifurcation Results and REFCLK Mapping	. <u>836</u>
	3.9		Power Capacity and Power Delivery	.927
		3.9.	AC Power Off	. <u>937</u>
		3.9.	2 Management (FRU Only Mode)	.937
		3.9.	3 Aux Power Mode (S5)	. <u>93</u> 7
		3.9.	4 Main Power Mode (S0)	.937
	3.10)	Add-in Card Input Capacitance	. <u>93</u> 7
	3.11	1	Hot Swap Considerations for 12V and 3.3V Rails	.947
	3.12	2	Power Sequence Timing Requirements	.9479
4	Ma	nage	ment	. <u>96</u> 8(
	4.1		SMBus Interface	. <u>96</u> 8(
	4.2		NC-SI Sideband Interface	. <u>968(</u>
		4.2.	1 NC-SI addressing and Arb#	. <u>96</u> 8(
	4.3		MAC Address Requirement	



	4.4	FRU EEPROM	<u>96</u> 80
	4.4	1.1 Minimum EEPROM Size	
	4.4	EEPROM Map Definition	<u>96</u> 80
	4.4	I.3 EEPROM Address	<u>97</u> 81
	4.5	FW Requirement (TBD)	<u>97</u> 81
	4.6	Thermal Reporting Interface	<u>97</u> 81
5	Data N	letwork Requirement	<u>98</u> 82
	5.1	Network Booting (collect view from OEMs and hyperscale)	<u>98</u> 82
6	Routin	g Guidelines and Signal Integrity Considerations	<u>99</u> 83
	6.1	NC-SI Over RBT	<u>99</u> 83
7	Therm	al and Environmental	<u>99</u> 83
	7.1	Environmental Requirements	<u>99</u> 83
	7.1	1.1 Thermal Simulation Boundary Example	<u>99</u> 83
	7.2	Shock & Vibration	<u>99</u> 83
	7.3	Regulation	<u>99</u> 83
8	Revisio	on History	100 8 4

Rev0.01

List of Figures

Figure 1: Representative Small OCP NIC 3.0 Card with Quad SFP Ports	8
Figure 2: Representative Large OCP NIC 3.0 Card with Dual QSFP Ports and on-board DRAM	9
Figure 3: Small and Large Card Form-Factors (not to scale)	10
Figure 4: Example Small Card Form Factor	<u>15</u> 14
Figure 5: Example Large Card Form Factor	<u>16</u> 15
Figure 6: Primary Connector (4C + OCP Bay) with 4C and 2C Add-in Cards	<u>1716</u>
Figure 7: Small Size Primary Connector Gold Finger Mating Card Dimensions – x16 – Top Side	<u>21</u> 20
Figure 8: Small Size Primary Connector Gold Finger Mating Card Dimensions – x16 – Bottom Side	<u>2220</u>
Figure 9: Large Size Card Gold Finger Mating Card Dimensions – x32 – Top Side	<u>2220</u>
Figure 10: Large Size Card Gold Finger Mating Card Dimensions – x32 – Bottom Side	<u>22</u> 21
Figure 11: 168-pin Base Board Primary Connector – Right Angle	<u>2523</u>
Figure 12: 140-pin Base Board Secondary Connector – Right Angle	<u>25</u> 23
Figure 13: 168-pin Base Board Primary Connector – Straddle Mount	<u>2523</u>
Figure 14: 140-pin Base Board Secondary Connector – Straddle Mount	<u>25</u> 24
Figure 15: Primary and Secondary Connector Locations for Large Card Support	<u>2624</u>
Figure 16: PCIe Present and Bifurcation Control Pins	<u>37</u> 35
Figure 17: NC-SI Over RBT Connection Example	<u>49</u> 4 6
Figure 18: Scan Bus Connection Example	
Figure 19: PCIe Bifurcation Pin Connections Support	<u>61</u> 55
Figure 20: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)	<u>6760</u>
Figure 21: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)	<u>69</u> 61
Figure 22: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)	<u>7262</u>
Figure 23: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)	<u>7463</u>
Figure 24: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)	<u>7765</u>
Figure 25: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards	<u>80</u> 66
Figure 26: PCIe Interface Connections for a 4 x4 Add-in Card	<u>81</u> 67
Figure 27: Baseboard Power Sequencing	<u>92</u> 77
Figure 28: Power Sequencing	<u>95</u> 79



List of Tables

Table 1: OCP 3.0 Form Factor Dimensions
Table 2: Baseboard to OCP NIC Form factor Compatibility Chart
Table 3: OCP NIC 3.0 Card Definitions
Table 4: OCP 3.0 Line Side I/O Implementations
Table 5: Default LED Configuration
Table 6: Contact Mating Positions for the Primary and Secondary Connectors
Table 7: Primary Connector Pin Definition (x16) (4C + OCP Bay)
Table 8: Secondary Connector Pin Definition (x16) (4C)
Table 9: Pin Descriptions – PCIe 1
Table 10: Pin Descriptions – PCIe Present and Bifurcation Control Pins
Table 11: Pin Descriptions – SMBus
Table 12: Pin Descriptions – Power
Table 13: Pin Descriptions – Miscellaneous 1
Table 14: Pin Descriptions – PCIe 2
Table 15: Pin Descriptions – NC-SI Over RBT
Table 16: Pin Descriptions – Scan Chain
Table 17: Pin Descriptions – Scan Chain DATA_OUT Bit Definition
Table 18: Pin Descriptions – Scan Bus DATA_IN Bit Definition
Table 19: Pin Descriptions – Miscellaneous 2
Table 20: PCIe Bifurcation Decoder for x16 and x8 Card Widths
Table 21: PCIe Clock Associations
Table 22: Bifurcation for Single Host, Single Socket and Single Upstream Link (BIF[2:0]#=0b000)
Table 23: Bifurcation for Single Host, Single Socket and Single/Dual Upstream Links (BIF[2:0]#=0b000)
Table 24: Bifurcation for Single Host, Single Socket and Single/Dual/Quad Upstream Links (BIF[2:0]#=0b000).8671
Table 25: Bifurcation for Single Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b001)
Table 26: Bifurcation for Single Host, Four Sockets and Dual Upstream Links (BIF[2:0]#=0b010)
Table 27: Bifurcation for Dual Host, Dual Sockets and Dual Upstream Links (BIF[2:0]#=0b101)
Table 28: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)
Table 29: Bifurcation for Quad Host, Quad Sockets and Quad Upstream Links (BIF[2:0]#=0b110)
Table 30: Power Envelopes
Table 31: Power Supply Rail Requirements <u>9378</u>
Table 32: Power Sequencing Parameters

Rev0.01

1 Overview

1.1 License

As of April 7, 2011, the following persons or entities have made this Specification available under the Open Web Foundation Final Specification Agreement (OWFa 1.0), which is available at http://www.openwebfoundation.org/legal/the-owf-1-0-agreements/owfa-1-0: Facebook, Inc.

You can review the signed copies of the Open Web Foundation Agreement Version 1.0 for this Specification at http://opencompute.org/licensing/, which may also include additional parties to those listed above.

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, noninfringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.




1.2 Background


The OCP NIC 3.0 specification is a follow-on to the OCP 2.0 form-factor for PCIe add-in cards. The OCP NIC 3.0 specification supports two basic card sizes: Small Card, and Large Card. The Small Card allows for up to 16 PCIe lanes on the card edge while a Large Card supports up to 32 PCIe-lanes on the card edge. Compared to the OCP NIC 2.0 release, the updated specification provides a broader solution space for NIC and system vendors to support the following use cases scenarios:

- NICs with a higher TDP
- Support up to 79W of power delivery to a single connector (Small) card; and 158W to a dual connector (Large) card
- PCIe Gen4 and Gen5 on the system and add-in card
- Support for upto 32 lanes of PCIe per add-in card
- Support for single host and multi-host environments
- Support a greater board area for more complex add-in card designs
- Support for Smart NIC implementations with on-board DRAM
- Simplification of FRU installation and removal while reducing overall down time

A representative Small Card OCP 3.0 NIC mezzanine card is shown in Figure 1 and a representative Large Card is shown in Figure $2_{\underline{}}$


Figure 1: Representative Small OCP NIC 3.0 NIC-Card with Quad SFP Ports





Rev0.01

Figure 2: Representative Large OCP_NIC 3.0 NIC-Card with Dual QSFP Ports and on-board



<u>In order to achieve the features outlined in this specification</u>, OCP 3.0 compliant cards are not backwards compatible to the 2.0 cards in order to achieve the features outlined in this specification.

This specification is created under OCP Server workgroup – OCP NIC subgroup. An electronic copy of this specification can be found on the Open Compute Project website:

http://www.opencompute.org/wiki/Server/Mezz#Specifications_and_Designs

1.3 Acknowledgements

<mark>Placeholder</mark>

1.4 Overview

1.4.1 Mechanical Form factor overview


The OCP NIC 3.0 specification defines a third generation mechanical form factor that allows for interoperability between specification compliant systems-baseboards and add-in cards.



OCP NIC 3.0 cards have two form factors – Small and Large. These cards are shown in Figure 3 below. The components shown in the figures are for illustrative purposes. The Small form factor card has one connector (Primary connector) on baseboard. The Large form factor card has two connectors (Primary Connector and Secondary Connector) on the baseboard. Both the Primary and Secondary connectors are defined in and compliant to SFF-TA-1002. [Editor's note: plan to submit change back to SFF-TA-1002]. On the NIC side, the card edge is implemented with gold fingers. The gold finger design follows SFF-TA-1002 as well.

Figure 3: Small and Large Card Form-Factors (not to scale)

Open Compute Project • NIC • 3.0



The two form factor dimensions are shown in Table 1.

Table 1: OCP 3.0 Form Factor Dimensions



Form	Width	Depth	Primary	Secondary	Typical Use Case
Factor			Connector	Connector	
Small	W1_=_76	<u>L = 115</u>	4C_+ OCP	N/A	Low profile and general NIC
	<u>mm</u>	mm	sideband		in-with a similar profile as
			<u>168 pins</u>		an_OCP NIC 2.0 add-in card;
					up to x16 PCIe. -lanes
Large	<mark>W2_=_139</mark>	<u>L = 115</u>	4C_+ OCP	4C	Largest Larger PCB width to
	mm	mm	sideband	140 pins	support feature rich NICs ,
	[to be		168 pins		and up to x32 PCIe<u>.</u> lanes
	confirmed]				

The OCP <u>NIC</u> 3.0 <u>NIC</u>-design allows downward compatibility between the two <u>card</u> sizes. Table 2 shows the compatibility between the baseboard and NIC combinations. <u>A small size</u> <u>baseboard slot may only accept a small sized NIC</u>. A Large size baseboard slot may accept a small or large sized NIC. <u>A small size baseboard slot may only accept a small sized NIC</u>.

Table 2: Baseboard to OCP NIC Form factor Compatibility Chart

Baseboard	NIC Size / Supported PCIe Width				
Slot Size	Small	Large			
Small	Up to x16	Not Supported			
Large	Up to x16	Up to x32			

There are two baseboard connector options available for system designers: straddle mount and right angle (RA). The straddle mount connector option allows the OCP NIC and baseboard to exist in a co-planer position. To achieve this, a cutout exists on the baseboard and is defined in this specification. Alternatively, the right angle option allows the OCP NIC to be installed on top of the baseboard. A baseboard cutout is not required for the right angle connector. The right angle option allows the base-board to use this area for additional baseboard-routing or backside component placement. The straddle mount and right angle connectors are shown in Section 3.24.2.

For both the baseboard and OCP card, this specification defines the component and routing keep out areas. Refer to Section 2.63.6 for details.

Both the straddle mount and right angle implementations shall <u>use-accept</u> the same OCP <u>NIC-add-in card</u> and shall be supported in the baseboard chassis regardless of the baseboard connector selection (right angle or straddle mount) so long as the baseboard slot side and <u>NIC-add-in card</u> sizes are a supported combination as shown in Table 2.

This specification defines <u>the</u> form factor at <u>the NIC module_add-in card</u> level, including the front panel, latch<u>inges_mechanism</u> and card guide features [TBD; pending on the Mechanical work across stakeholders].

More details about the card form-factor is shown in Section 23.

1.4.2 Electrical overview

This specification defines <u>the</u> electrical interface between baseboard/system and <u>the add-in</u> card/NIC module.

The electrical interface is implemented with a right angle or straddle mount connector on baseboard and gold finger on the add-in card. As previously noted in the mechanical overview, each card may implement a Primary Connector or Primary + Secondary Connector. Cards using only the Primary connector are suitable for both the Small and Large form-factors and may support up to x16 lanes of PCIe. The Secondary connector, when used in conjunction with the Primary <u>connector</u>, allows Large form-factor implementations and may support up to 32 lanes of PCIe.

1.4.2.1 Primary Connector

1.4.2.2 Secondary connector

1.5 References

DMTF Standard. DSP0222, Network Controller Sideband Interface (NC-SI) Specification.
 Distributed Management Task Force, Inc, Rev 1.0.1, January 24th, 2013.

Commented [TN1]: References need to be correctly sited per MLA standards.

Q: How do we handle references to unpublished (draft) specifications?



- EDSFF. *Enterprise and Datacenter SSD Form Factor Connector Specification*. Enterprise and Datacenter SSD Form Factor Working Group, Rev 0.9 (draft), August 2nd 2017.
- NXP Semiconductors. *PC-bus specification and user manual*. NXP Semiconductors, Rev 6, April 4th, 2014.
- Open Compute Project. *OCP NIC Subgroup*. Online. <u>http://www.opencompute.org/wiki/Server/Mezz</u>
- PCIe Base Specification. PCI Express Base Specification, Revision 4.0 (draft).
- PCIE-PCIe CEM Specification. PCI Express Card Electromechanical Specification, Revision 4.0 (draft).
- SMBus <u>Management Interface Forum</u>. System Management Bus (SMBus) specificationSpecification. System Management Interface Forum, Inc, Version 3.0, December 20th, 2014.
- SNIA. SFF-TA-1002, Specification for Protocol Agnostic Multi-Lane High Speed Connector. SNIA SFF TWG Technology Affiliate, Rev 0.0.9.1, September 9th, 2017.

Rev0.01

2 Card Form Factor

2.1 Overview


2.2 Form Factor Options

OCP3.0 provides two fundamental form factor options: a small card (76mm x 115mm) and a large card (139mm x 115mm).

These form factors support a Primary Connector and optionally, a Secondary Connector. The Primary Connector is defined to be a SFF-TA-1002 compliant 4C connector plus a 28-pin bay for OCP 3.0 specific pins. The Secondary Connector is the 4C connector as defined in SFF-TA-1002. The 4C specification supports up to 32 differential pairs for a x16 PCIe connection per connector. For host platforms, the 28-pin OCP bay is required for the Primary connector. This is also mandatory for add-in cards.

The small card uses the 4C connector for up to a x16 PCIe interface. The small cards implement the and additional 28-28-pin OCP bay for management functions and support for up to a four PCIe hosts. The small size card provides sufficient faceplate area to accommodate up to 2x QSFP modules, 4x SFP modules, or 4x RJ-45 for BASE-T operation. The small card form factor supports up to 79W of delivered power to the card edge.

Figure 4: Example Small Card Form Factor




Commented [TN2]: Are we going to uprev the SFF-TA spec to include these 28 pins?




The large card uses provides the same functionality as the small card, but with support up to a x32 PCIe interface. The large card utilizes both the Primary and Secondary connectors. The large size card supports higher power envelopes and provides additional board area for more complex designs. The small card form factor supports up to 158W of delivered power to the card edge at 79W per connector.





For both form-factors, an add-in card may optionally implement a subset of pins to support a x8 PCIe connection. This is implemented using a 2C <u>connector_card edge</u> per SFF-TA-1002. The Primary Connector may support a 2C sized add<u>-</u>-in card along with the 28 pin OCP bay. The following diagram from the SFF-TA-1002 specification illustrates the supported host Primary and Secondary Connectors and add-<u>-</u>in card configurations.

Rev0.01



Commented [TN3]: This needs to be updated to show the OCP bay along with the secondary connector location..

Table 3

Table 3summarizes the supported card form factors. Small form factors cards support thePrimary Connector and up to 16 PCIe lanes. Large form factor cards support both thePrimary and Secondary Connectors and up to 32 PCIe lanes.

Table 3: OCP <u>NIC</u> 3.0 Card Definitions							
Add in Card Size and	Add in Card Size and Secondary Connector Primary Connector						
max PCIe Lane Count	4C Connect	or, x16 PCIe	4C Connector, x16 PCIe		OCP Bay		
Small (x8)				2C	OCP Bay		
Small (x16)			4C		OCP Bay		
Large 1 (x24)		2C	4C		OCP Bay		
Large 2 (x32)	4	С	4C (OCP Bay		

2.3 I/O bracket

TBD <need input from OCP mechanical groups>

2.4 Line Side I/O Implementations

At the time of this writing, the Small and Large form-factor cards may support the following standard line side I/O implementations:

Table 4: OCP 3.0 Line Side I/O Implementations



Form Factor	Max Topology Connector Count
Small	2x QSFP28
Small	4x SFP28
Small	4x RJ-45
Large	TBD
Large	TBD
Large	TBD

Additional combinations are permissible as I/O <u>form-factor</u> technologies and thermal capabilities evolve.

2.5 LED Implementation

A small form-factor OCP <u>NIC</u> 3.0 <u>NIC</u> with a fully populated I/O bracket (2x QSFP28, 4x SFP28, or 4x_RJ-45), there is has insufficient space for on-board <u>(faceplate)</u> LED indicators. In this case, the line side link and activity LED indicators are implemented on the baseboard system via the Scan Chain. The Scan Chain bit stream is defined in Section <u>3.5.34.5.3</u>.

For small form-factor low I/O count cards (such as 1x QSFP28, 2x_SFP28, or 2x_RJ-45), or a large form-factor OCP 3.0 NIC, where additional I/O bracket area is available, the card may optionally implement on-board link/activity indications in addition to the Scan Chain-LED.

For both cases, the OCP_<u>NIC_</u> 3.0 specification recommends the following LED definitions:

Table 5: Default LED Configuration

LED Pin	LED Color	Description	Commented [TN4]: The current Link/activity LED
Link	Green	Active low. Multifunction LED.	definition does not communicate the idea of "linked at max rate" vs "linked at less than max rate"
		When lit and solid, this LED is used to indicate the link is up at the MAC level. Local and Remote Faults are clear and the link is ready for data transmission. When the LED is off, the physical link	Do we optionally want to change the LED stream definition such that there is "Speed A (max)" and "Speed B (not max)" then multiplex the activity (via blink) on to the illuminated LED?
		is down or disabled.	

Rev0.01

		This LED indicator may also be used for port identification
		through vendor specific link diagnostic software.
		The link LED shall be located on the left hand side of each port.
Activity	Green	Active low.
		The Activity LED shall only be illuminated when the Link LED is
		illuminated.
		murrinateu.
		When lit and solid, this LED is used to indicate the port is "idle"
		and no data is being transmitted or received.
		When lit and blinking, this LED is used to indicate the port is
		"active" and data is either being transmitted or received.
		When the LED is off, no link is detected.
		The activity LED shall be located on the right hand side of each
		port.
		Port

At the time of this writing, the Scan Chain definition allows for up to one link and one activity LED per port. A total of up to 8 ports are supported in the Scan Chain. The bit stream defines the LEDs to be active low (ON). The Scan Chain LED implementation allows the NIC LED indicators to be remotely located on the OCP_3.0 compliant chassis (e.g. front LED indicators with rear I/O cards).

2.6 Mechanical Keepout Zones

2.6.1 Baseboard Keep Out Zones

TBD – Need keepout drawings and envelopes for small / large size baseboard including primary/secondary/rail keepouts/cutout for straddle mount/keepout for right angle.

2.6.2 Add-in Card Keep Out Zones



TBD – need keepout drawings and envelopes for small / large size NIC including primary/secondary/rail keepouts.

2.7 Labeling Requirements

2.8 Insulation Requirements

All cards must implement a secondary side insulator to prevent the bottom side card components from shorting out to the chassis. The recommended insulator thickness is 0.25mm and must reside within the following mechanical envelope for the Small and Large size cards:

TBD <need 2D drawings>

2.9 NIC Implementation Examples

2.10 Non-NIC Use Cases "PCIe interface with extra management sideband"

2.10.1 PCIe Retimer card

- 2.10.2 Accelerator card
- 2.10.3 Storage HBA / RAID card

3 Card Edge and Baseboard Connector Interface

3.1 Gold Finger Requirement

Editor's note: Connector vendors to provide input and all detailed views from the mechanical drawing. First stab at it is below. Diagrams are copied from SFF TA 1002.

The OCP NIC 3.0 add-in cards are compliant to the SFF-TA-1002 specification with respect to the gold fingers and connectors.


Rev0.01

Small Size cards may fit in the Primary Connector-or the Secondary Connector. Primary Connector compliant cards are 76mm x 115mm and may implement the full 168-pins. Secondary Connector compliant cards are XXXmm x 115mm and may implement the 140pin gold finger. Both tThe Primary and Secondary Connector cards may optionally implement a subset of gold finger pins if there is a reduced PCIe width requirement (such as 1 x8 and below). In this case, the card edge gold finger may implement a 2C design. The overall board thickness is 1.60mm. The gold finger dimensions for the Primary Connector and Secondary Connector-compliant cards are shown below.


Large Size Cards support up to a x32 PCIe implementation and uses both the Primary and Secondary connectors.

For additional details, refer to the card and connector mechanical drawings located in XXX.

Note: The "B" pins on the connector are associated with the top side of the add-in card. The "A" pins on the connector are associated with the bottom side of the add-in card.



Commented [TN5]: Drawing was pulled from SFF-TA-1002 FIGURE 5-18.



Rev0.01

application, some pin locations are used for single ended control nets or power and would benefit from a shorter pin length for staggering. As such, the recommended add-in card gold finger staging is shown in Table 6 for a two stage, first-mate, last-break functionality. The host connectors have a single stage mating and do not implement different pin lengths.

The AIC Plug (Free) side refers to the add-in card gold fingers; the receptacle (Fixed) side refers to the physical connector on the host platform. This table is based on the SFF-TA-1002 Table A-1 with modifications for OCP NIC 3.0. Refer to the mechanical drawings for pin the first-mate and second-mate lengths.



Commented [TN11]: (View this in Simple Markup mode to see the color coding)

4 4 4 4	OPER Compute Project				
<u>B17</u>			<u>A17</u>		
<u>B18</u>			<u>A18</u>		
B19			<u>A19</u>		
<u>B20</u>			<u>A20</u>		
<u>B21</u>			<u>A21</u>		
<u>B22</u>			A22		
<u>B23</u>			A23		
<u>B24</u> <u>B25</u>			A24 A25		
B26			A26		
B27			A27		
B28			A28		
		Mecha	nical Key		
<u>B29</u>			<u>A29</u>		
<u>B30</u>			<u>A30</u>		
<u>B31</u>			<u>A31</u>		
<u>B32</u>			<u>A32</u>		
<u>B33</u>			<u>A33</u>		
<u>B34</u> <u>B35</u>			<u>A34</u> <u>A35</u>		
B36			A36		
<u>B37</u>			A37		
B38			A38		
B39			A39		
<u>B40</u>			<u>A40</u>		
<u>B41</u>			<u>A41</u>		
<u>B42</u>			<u>A42</u>		
P.42		<u>Mecha</u>	nical Key		
B43 B44			A43 A44		
B45			A45		
B46			A46		
B47			A47		
<u>B48</u>			<u>A48</u>		
<u>B49</u>			<u>A49</u>		
<u>B50</u>			<u>A50</u>		
<u>B51</u>			<u>A51</u>		
<u>B52</u>			A52		
<u>B53</u>			A53		
<u>B54</u> <u>B55</u>			A54 A55		
<u>B55</u>			A55 A56		
B57			A57		
B58			A58		
B59			A59		
<u>B60</u>			<u>A60</u>		
<u>B61</u>			<u>A61</u>		
<u>B62</u>			<u>A62</u>		
<u>B63</u>			<u>A63</u>		
<u>B64</u>			<u>A64</u>		
<u>B65</u>			<u>A65</u>		
<u>B66</u>			<u>A66</u>		

Open Compute Project • NIC • 3.0



3.2 Baseboard Connector Requirement

Editor's note: Connector vendors to provide input.

B70

A70

B70

A70

The OCP_NIC_3.0 connectors is-are compliant to the "4C connector" as defined in the SFF-TA-1002 specification for a right angle or straddle mount form-factor. The 4C connector is 140-pins in width and includes support for up to 32 differential pairs to support a x16 PCIe connection. The connector also provides 6 pins of 12V for payload power. This implementation is common between both the Primary and Secondary Connectors. In addition, the Primary Connector has a 28-pin OCP Bay to the right of pin 1. These pins are used for management and support for up to a 4 x4 multi-host configuration on the Primary Connector. The Primary and Secondary Connector drawings are shown in Figure 11Figure 13, and Figure 12Figure 14, Figure 13 and Figure 14 below.

Figure 1113: 168-pin Base Board Primary Connector – Right Angle

Figure 1214: 140-pin Base Board Secondary Connector – Right Angle

Figure 1315: 168-pin Base Board Primary Connector – Straddle Mount

 TBD

 Figure 1416: 140-pin Base Board Secondary Connector – Straddle Mount

TBD

(55.32)

4C Connector

140 Position

(55.32)

4C Connector

140 Position

Commented [TN12]: Note: Perhaps the SFF-TA-1002 spec needs to be updated with the 168 pin and straddle-mount definitions.

Commented [TN13]: Get updated drawing from TE with the straddle mount option.

Commented [TN14]: Get updated drawing from TE with the straddle mount option.

Commented [TN15]: Get updated drawing from TE with the straddle mount option.

Commented [TN16]: Get updated drawing from TE with the straddle mount option.

In order to the support the large form factor, systems must locate the Primary and Secondary Connectors per the mechanical drawing shown in Figure 15Figure 17.

http://opencompute.org

←(11.02)→

(11.02)-

(5.35)

▲

(5.35)

B

Aİ

Bi

AI



Figure <u>15</u>17: Primary and Secondary Connector Connector Locations for Large Card Support TBD

3.3 Pin definition

Editor's note: The pin map aligns with OCP 3.0 Pinout Proposal 20171121a_TN.xlsx. The pin definitions of an OCP NIC 3.0 card with up to a x32 PCIe interface are shown in <u>Table 7</u>Table 6 and <u>Table 8</u>Table 7. All signal directions are shown from the perspective of the baseboard.

A baseboard system may provide a combination of Primary Connectors only, or Primary and Secondary Connectors to support multiple <u>sizes of</u> add-in cards. Both connectors share common functionality with power, SMBus, x16 PCIe Gen4 and bifurcation control. The Primary Connector has an additional OCP Bay (pins OCP_A[1:14], OCP_B[1:14]) with additional REFCLKs for supporting up to four PCIe hosts, NC-SI connectivity and a <u>scan-Scan</u> <u>chain_Chain</u> for information exchange between the host and card. The NIC is required to implement the Scan Chain, while the baseboard may choose to optionally implement it. Depending on the baseboard form-factor, multiple OCP NIC 3.0 compliant cards may be designed into the system.

The pins common to the Primary and Secondary Connectors are shown in Section 3.44.4. The OCP Bay for pins on the Primary Connector only are shown in Section 3.54.5.

Cards or systems that do not require the use of a PCIe x16 connection may optionally implement a subset electrical connections as applicable to the design. (#For example, a x8 (or smaller) card using the first 8 PCIe lanes that is compliant with the Primary Connector pinout). Refer to Sections 3.14.1 and 3.24.2 for mechanical details. For these cases, the Primary Connector matches the "2C" dimensions as defined in SFF-TA-1002.

In all cases, the physical baseboard connectors shall support x16 PCIe widths and must be implemented with the Primary (4C + OCP Bay) and Secondary (4C) connectors.

Open Compute Project • NIC • 3.0

Rev0.01

	Table <u>7</u> 6: Primary Connecto	or Card- Pin Definition (x16)	(4C + OCP	Bay)	
	Side B	Side A			
OCP_B1	NIC_PWR_GOOD	WAKE_N	OCP_A1	Pr	Pr
OCP_B2	PWRBRK#	PERST2#	OCP_A2	ima	ima
OCP_B3	LD#	PERST3#	OCP_A3	Γγ Ο	ry o
OCP_B4	DATA_IN	RBT_ARB_IN	OCP_A4	onn	onn
OCP_B5	DATA_OUT	RBT_ARB_OUT	OCP_A5	ecto	lecto
OCP_B6	CLK	GND	OCP_A6	or (x	or (x
OCP_B7	SLOT_ID0	RBT_TX_EN	OCP_A7	:16,	(8, 1
OCP_B8	RBT_RXD1	RBT_TXD1	OCP_A8	168	.12-
OCP_B9	RBT_RXD0	RBT_TXD0	OCP_A9	pir	pin
OCP_B10	GND	GND	OCP_A10	1 ad	add
OCP_B11	REFCLKn2	REFCLKn3	OCP_A11	Primary Connector (x16, 168-pin add-in card with OCP Bay)	Primary Connector (x8, 112-pin add-in card with OCP bay)
OCP_B12	REFCLKp2	REFCLKp3	OCP_A12	l ca	carc
OCP_B13	GND	GND	OCP_A13	rd w	4 wi
OCP_B14	RBT_CRS_DV	RBT_CLK_IN	OCP_A14	lith	tho
	Mechan	nical Key		្ព	ČP
B1	+12V/+12V_AUX	GND	A1	Ва	bay
B2	+12V/+12V_AUX	GND	A2	<u>s</u>	Ŭ
B3	+12V/+12V_AUX	GND	A3		
B4	+12V/+12V_AUX	GND	A4		
B5	+12V/+12V_AUX	GND	A5		
B6	+12V/+12V_AUX	GND	A6		
B7	BIFO#	SMCLK	A7		
B8	BIF1#	SMDAT	A8		
В9	BIF2#	SMRST#	A9		
B10	PERST0#	PRSNTA#	A10		
B11	+3.3V/+3.3V_AUX	PERST1#	A11		
B12	PWRDIS	PRSNTB2#	A12		
B13	GND	GND	A13		
B14	REFCLKn0	REFCLKn1	A14		
B15	REFCLKp0	REFCLKp1	A15		
B16	GND	GND	A16		
B17	PETn0	PERn0	A17		
B18	PETp0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		
B21	PETp1	PERp1	A21		
B22	GND	GND	A22		

http://opencompute.org

Commented [TN17]: Jia brought up a good point about PRSNTA#

Unlike PCIe, the PRSNTA / PRSNTB indication doesn't necessarily help us with an x-axis alignment. The Present signals may still connect.

Perhaps we could connect PRSNTB pins to GND instead of PRSNTA? This would free up a pin for use. (As a bonus, pin A10 is a bidirectional pin (based on function) per EDSFF).

27



	r † 1			
B23	PETn2	PERn2	A23	
B24	PETp2	PERp2	A24	
B25	GND	GND	A25	
B26	PETn3	PERn3	A26	
B27	PETp3	PERp3	A27	
B28	GND	GND	A28	
	Mechan	ical Key		
B29	GND	GND	A29	
B30	PETn4	PERn4	A30	
B31	PETp4	PERp4	A31	
B32	GND	GND	A32	
B33	PETn5	PERn5	A33	
B34	PETp5	PERp5	A34	
B35	GND	GND	A35	
B36	PETn6	PERn6	A36	
B37	PETp6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTB0#	PRSNTB1#	A42	
	Mechan	ical Key		
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	
B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	

Open Compute Project • NIC • 3.0

Rev0.01

B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	



Table <u>8</u>7: Secondary Connector Card-Pin Definition (x16) (4C)

	Side B	Side A		ľ	
B1	+12V/+12V_AUX	GND	A1	S	S
B2	+12V/+12V_AUX	GND	A2	eco	eco
B3	+12V/+12V_AUX	GND	A3	nda	nda
B4	+12V/+12V_AUX	GND	A4	y c	ny C
B5	+12V/+12V_AUX	GND	A5	onn	onn
B6	+12V/+12V_AUX	GND	A6	ecto	ecto
B7	BIFO#	SMCLK	A7	or (x	or (x
B8	BIF1#	SMDAT	A8	16,	8, 8
В9	BIF2#	SMRST#	A9	140	4-pi
B10	PERST0#	PRSNTA#	A10	-pin	n ac
B11	+3.3V/+3.3V_AUX	PERST1#	A11	ado	dd-i
B12	PWRDIS	PRSNTB2#	A12	Secondary Connector (x16, 140-pin add-in card)	Secondary Connector (x8, 84-pin add-in card)
B13	GND	GND	A13	care	rd)
B14	REFCLKn0	REFCLKn1	A14	3	
B15	REFCLKp0	REFCLKp1	A15		
B16	GND	GND	A16		
B17	PETn0	PERn0	A17		
B18	PETp0	PERp0	A18		
B19	GND	GND	A19		
B20	PETn1	PERn1	A20		
B21	PETp1	PERp1	A21		
B22	GND	GND	A22		
B23	PETn2	PERn2	A23		
B24	PETp2	PERp2	A24		
B25	GND	GND	A25		
B26	PETn3	PERn3	A26		
B27	PETp3	PERp3	A27		
B28	GND	GND	A28		
	Mechan	ical Key			
B29	GND	GND	A29		
B30	PETn4	PERn4	A30		
B31	PETp4	PERp4	A31		
B32	GND	GND	A32		
B33	PETn5	PERn5	A33		
B34	PETp5	PERp5	A34		
B35	GND	GND	A35		
B36	PETn6	PERn6	A36		

Open Compute Project • NIC • 3.0

Rev0.01

				Rev0.01
B37	РЕТр6	PERp6	A37	
B38	GND	GND	A38	
B39	PETn7	PERn7	A39	
B40	PETp7	PERp7	A40	
B41	GND	GND	A41	
B42	PRSNTB0#	PRSNTB1#	A42	
	Mechan	ical Key	_	
B43	GND	GND	A43	
B44	PETn8	PERn8	A44	
B45	PETp8	PERp8	A45	
B46	GND	GND	A46	
B47	PETn9	PERn9	A47	
B48	PETp9	PERp9	A48	
B49	GND	GND	A49	
B50	PETn10	PERn10	A50	
B51	PETp10	PERp10	A51	
B52	GND	GND	A52	
B53	PETn11	PERn11	A53	
B54	PETp11	PERp11	A54	
B55	GND	GND	A55	
B56	PETn12	PERn12	A56	
B57	PETp12	PERp12	A57	
B58	GND	GND	A58	
B59	PETn13	PERn13	A59	
B60	PETp13	PERp13	A60	
B61	GND	GND	A61	
B62	PETn14	PERn14	A62	
B63	PETp14	PERp14	A63	
B64	GND	GND	A64	
B65	PETn15	PERn15	A65	
B66	PETp15	PERp15	A66	
B67	GND	GND	A67	
B68	RFU, N/C	RFU, N/C	A68	
B69	RFU, N/C	RFU, N/C	A69	
B70	PRSNTB3#	RFU, N/C	A70	



3.4 Signal Descriptions – Common

The pins shown in this section are common to both the Primary and Secondary Connectors. All pin directions are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.

Note: Pins that are only used on Primary Connector 28-pin OCP bay are defined in Section <u>3.5</u>4.5.

3.4.1 PCIe Interface Pins

This section provides the pin assignments for the PCIe interface signals. The AC/DC specifications are defined in Section XXX the PCIe CEM Specification, Rev 4.0. Example connection diagrams for are shown in Figure 26Figure 28.

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn0	B14	Output	PCIe compliant differential reference clock #0,
REFCLKp0	B15		and #1. 100MHz HCSL reference clocks are
REFCLKn1	A14	Output	used for the add-in card PCIe core logic.
REFCLKp1	A15		
			For baseboards, the REFCLK0 and REFCLK1
			signals are required at the connector.
			For add-in cards, the required REFCLKs shall be
			connected per the endpoint datasheet.
			Note: For cards that only support 1 x16,
			REFCLK0 is used. For cards that support 2 x8,
			REFCLK0 is used for the first eight PCIe lanes,

Table <u>98</u>: Card Pin Descriptions – PCIe <u>1</u>

Rev0.01

			and REFCLK1 is used for the second eight PCIe
			lanes.
			Refer to Section 2.1 in the PCIe CEM
			Specification, Rev 4.0 for electrical details.
PETn0	B17	Output	Transmitter differential pairs [0:15]. These pins
PETp0	B18	Output	are connected from the baseboard transmitter
PETn1	B10 B20	Output	differential pairs to the receiver differential
PETp1	B20 B21	Output	pairs on the add-in card.
PETP1 PETn2	B21 B23	Output	
		Output	The PCIe Transmit transmit pins are AC coupled
PETp2	B24	0.1.1	on the baseboard with capacitors and are
PETn3	B26	Output	
PETp3	B27	-	placed next to the baseboard transmitters. The
PETn4	B30	Output	AC coupling capacitor must be between 176nF
PETp4	B31		(min) and 265nF (max).
PETn5	B33	Output	
PETp5	B34		For baseboards, the PET[0:15] signals are
PETn6	B36	Output	required at the connector.
PETp6	B37		
PETn7	B39	Output	For add-in cards, the required PET[0:15] signals
PETp7	B40		shall be connected to the endpoint silicon. For
PETn8	B44	Output	silicon that uses less than a x16 connection, the
PETp8	B45		appropriate PET[0:15] signals shall be
PETn9	B47	Output	connected per the endpoint datasheet.
PETp9	B48		
PETn10	B50	Output	Refer to Section 6.1 in the PCIe CEM
PETp10	B51		Specification, Rev 4.0 for details.
PETn11	B53	Output	
PETp11	B54		
PETn12	B56	Output	
PETp12	B57		
PETn13	B59	Output	1
PETp13	B60		
		1	



PETp14B63OutputPETn15B65OutputPETp15B66PERn0A17InputReceiver differential pairs [0:15]. These pins a connected from the add-in card transmitterPERp1A20Inputdifferential pairs to the receiver differential pairs on the baseboard.PERp2A23InputPERp3A26InputPERp4A30InputPERp4A31On the add-in card transmitters.PERp5A34For baseboards, the PER[0:15] signals are required at the connector.PERn6A36InputPERp6A37For add-in cards, the required PER[0:15] signal shall be connected to the endpoint silicon. Fer	PETn14	B62 Output	
PETn15B65OutputPETp15B66InputReceiver differential pairs [0:15]. These pins a connected from the add-in card transmitterPERp0A18connected from the add-in card transmitterPERp1A20Inputdifferential pairs to the receiver differential pairs on the baseboard.PERp2A23InputPERp3A26InputPERp3A27The PCIe Receive-receive pins are AC coupler on the add-in card with capacitors and are placed next to the add-in card transmitters.PERp4A31InputPERp5A33InputPERp6A37For baseboards, the PER[0:15] signals are required at the connector.PERp7A40For add-in cards, the required PER[0:15] signals are shall be connected to the endpoint silicon. F silicon that uses less than a x16 connection, appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERp9A48InputPERp9A48Refer to Section 6.1 in the PCIe CEM consideration.	PETp14		
PETp15B66Receiver differential pairs [0:15]. These pins a connected from the add-in card transmitterPERp0A18connected from the add-in card transmitterPERp1A20Inputdifferential pairs to the receiver differential pairs on the baseboard.PERp1A21pairs on the baseboard.PERp2A24The PCIe Receive-receive pins are AC coupled on the add-in card transmitters.PERp3A26InputPERp3A27placed next to the add-in card transmitters.PERp4A30InputPERp5A34A26 coupling capacitor must be between 176 (min) and 265nF (max).PERn6A36InputPERp6A37For baseboards, the PER[0:15] signals are required at the connector.PERp7A40For add-in cards, the required PER[0:15] sign shall be connected to the endpoint silicon. F appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERp9A48InputPERp9A48Refer to Section 6.1 in the PCIe CEM Considentian	•	B65 Output	
PERN0A17InputReceiver differential pairs [0:15]. These pins a connected from the add-in card transmitterPERp1A20Inputdifferential pairs to the receiver differential pairs on the baseboard.PERp2A23InputPERp2A24The PCIe Receive-receive pins are AC coupler on the add-in card transmitters.PERp3A26InputPERp4A30InputPERp5A34A26PERn6A36InputPERp7A40For baseboards, the PER[0:15] signals are required at the connector.PERn8A44InputPERp9A47InputPERn9A47InputPERp9A48Refer to Section 6.1 in the PCIe CEM considering paralleliaPERn10A50Input	PETp15		
PERn1A20Inputdifferential pairs to the receiver differential pairs on the baseboard.PERp1A21airs on the baseboard.PERn2A23InputPERp2A24The PCIe Receive-receive pins are AC coupled on the add-in card with capacitors and are placed next to the add-in card transmitters.PERn3A26InputPERp3A27placed next to the add-in card transmitters.PERp4A30InputPERp5A33InputPERp6A37For baseboards, the PER[0:15] signals are required at the connector.PERp6A37InputPERn7A39InputPERp8A44InputPERp8A45silicon that uses less than a x16 connection of appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERp9A48InputPERn10A50Input	PERn0	A17 Input	Receiver differential pairs [0:15]. These pins are
PERn1A20Inputdifferential pairs to the receiver differential pairs on the baseboard.PERp1A21anputPERp2A23InputPERp2A24The PCIe Receive-receive pins are AC coupled on the add-in card with capacitors and are placed next to the add-in card transmitters.PERp3A27placed next to the add-in card transmitters.PERp4A30InputAC coupling capacitor must be between 176 (min) and 265nF (max).PERn5A33InputPERp6A37For baseboards, the PER[0:15] signals are required at the connector.PERp7A40For add-in cards, the required PER[0:15] signals are shall be connected to the endpoint silicon. F silicon that uses less than a x16 connection, appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERn9A47InputPERn9A48Refer to Section 6.1 in the PCIe CEM considering per dollar in the pcie CEM	PERp0	A18	connected from the add-in card transmitter
PERn2A23InputPERp2A24The PCIe Receive_receive_pins are AC coupled on the add-in card with capacitors and are placed next to the add-in card transmitters.PERn3A26InputPERp3A27DisputPERp4A30InputPERp4A31Coupling capacitor must be between 176 (min) and 265nF (max).PERn5A33InputPERp5A34For baseboards, the PER[0:15] signals are required at the connector.PERp6A37InputPERp7A40For add-in cards, the required PER[0:15] sign shall be connected to the endpoint silicon. F silicon that uses less than a x16 connection, appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERn9A47InputPERn10A50Input		A20 Input	differential pairs to the receiver differential
PERp2A24The PCIe Receive-receive pins are AC coupled on the add-in card with capacitors and are placed next to the add-in card transmitters.PERp3A27on the add-in card with capacitors and are placed next to the add-in card transmitters.PERn4A30InputPERp4A31(min) and 265nF (max).PERp5A34For baseboards, the PER[0:15] signals are required at the connector.PERp6A37For add-in cards, the required PER[0:15] sign shall be connected to the endpoint silicon. F shall be connected to the endpoint silicon. F appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERn9A47InputPERn10A50Input	PERp1	A21	pairs on the baseboard.
PERn3A26Inputon the add-in card with capacitors and are placed next to the add-in card transmitters.PERp3A27A30InputAC coupling capacitor must be between 176 (min) and 265nF (max).PERp4A31InputAC coupling capacitor must be between 176 (min) and 265nF (max).PERp5A33InputPERp5A34For baseboards, the PER[0:15] signals are required at the connector.PERp6A37For add-in cards, the required PER[0:15] sign shall be connected to the endpoint silicon. F silicon that uses less than a x16 connection, appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERn9A47InputPERp9A48Refer to Section 6.1 in the PCIe CEM Capacification. Part 40 for datable	PERn2	A23 Input	
PERp3A27placed next to the add-in card transmitters.PERn4A30InputPERp4A31InputPERp5A33InputPERp5A34For baseboards, the PER[0:15] signals arePERp6A36InputPERp7A40For add-in cards, the required PER[0:15] signPERp8A44InputPERp8A45InputPERp9A48InputPERp9A48InputPERp10A50InputRefer to Section 6.1 in the PCIe CEMConscience in provide the endpoint datasheet.	PERp2	A24	The PCIe Receive receive pins are AC coupled
PERn4A30InputAC coupling capacitor must be between 176PERp4A31InputAC coupling capacitor must be between 176PERp5A33InputPERp5A34For baseboards, the PER[0:15] signals arePERp6A36InputPERp6A37PERp7A40PERp8A44PERp8A45PERp9A47PERp9A48PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp10A50PERp2PERp2PERp3 <td>PERn3</td> <td>A26 Input</td> <td>on the add-in card with capacitors and are</td>	PERn3	A26 Input	on the add-in card with capacitors and are
PERp4A31(min) and 265nF (max).PERn5A33InputPERp5A34For baseboards, the PER[0:15] signals arePERp6A36InputPERp6A37required at the connector.PERp7A40For add-in cards, the required PER[0:15] signPERp8A44InputPERp8A45shall be connected to the endpoint silicon. FPERp9A47InputPERp9A48connected per the endpoint datasheet.PERn10A50Input	PERp3	A27	placed next to the add-in card transmitters. The
PERn5A33InputPERp5A34For baseboards, the PER[0:15] signals arePERp6A36InputPERp6A37For add-in cards, the required PER[0:15] signals arePERp7A39InputPERp7A40For add-in cards, the required PER[0:15] signals arePERp8A44InputPERp8A45silicon that uses less than a x16 connection, appropriate PER[0:15] signals shall bePERp9A48InputPERn10A50Input	PERn4	A30 Input	AC coupling capacitor must be between 176nF
PERp5A34For baseboards, the PER[0:15] signals are required at the connector.PERn6A36InputPERp6A37PERp7A39InputPERp7A40PERp8A44PERp8A45PERp9A47PERp9A48PERn10A50InputRefer to Section 6.1 in the PCIe CEM Considering Day 40 for details	PERp4	A31	(min) and 265nF (max).
PERn6A36InputPERp6A37InputPERp7A39InputPERp7A40For add-in cards, the required PER[0:15] signPERp8A44InputPERp8A45silicon that uses less than a x16 connection, mapper private PER[0:15] signals shall bePERp9A48connected per the endpoint datasheet.PERp10A50Input	PERn5	A33 Input	
PERp6A37PERn7A39InputPERp7A40For add-in cards, the required PER[0:15] sign shall be connected to the endpoint silicon. FiPERp8A44InputPERp8A45silicon that uses less than a x16 connection, appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERp9A48Refer to Section 6.1 in the PCIe CEM Considering Day 4.0 for data in	PERp5	A34	For baseboards, the PER[0:15] signals are
PERn7A39InputFor add-in cards, the required PER[0:15] sign shall be connected to the endpoint silicon. Fr shall be connected to the endpoint silicon. Fr silicon that uses less than a x16 connection, r appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERn9A47InputPERp9A48PERn10A50Input	PERn6	A36 Input	required at the connector.
PERp7A40Shall be connected to the endpoint silicon. Final shall be connected to the endpoint silicon. Final shall be connected to the endpoint silicon. Final silicon that uses less than a x16 connection, mappropriate PERp8PERp8A44Inputsilicon that uses less than a x16 connection, mappropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERp9A47Inputconnected per the endpoint datasheet.PERp9A48PERn10A50InputRefer to Section 6.1 in the PCIe CEMConsideration Data datasheet.	PERp6	A37	
PERn8A44InputPERp8A45InputPERp8A45appropriate PER[0:15] signals shall be connected per the endpoint datasheet.PERp9A48Refer to Section 6.1 in the PCIe CEM Considering Day 4.0 for data its	PERn7	A39 Input	For add-in cards, the required PER[0:15] signals
PERp8 A45 appropriate PER[0:15] signals shall be PERn9 A47 Input connected per the endpoint datasheet. PERp9 A48 PERn10 A50 Input	PERp7	A40	shall be connected to the endpoint silicon. For
PERn9 A47 Input PERp9 A48 PERn10 A50 Input Refer to Section 6.1 in the PCIe CEM	PERn8	A44 Input	silicon that uses less than a x16 connection, the
PERp9 A48 PERn10 A50 Input Refer to Section 6.1 in the PCIe CEM	PERp8	A45	appropriate PER[0:15] signals shall be
PERn10 A50 Input Refer to Section 6.1 in the PCIe CEM	PERn9	A47 Input	connected per the endpoint datasheet.
PENILU ASU Input	PERp9	A48	
PERp10 A51 Specification, Rev 4.0 for details.	PERn10	A50 Input	
	PERp10	A51	Specification, Rev 4.0 for details.
PERn11 A53 Input	PERn11	A53 Input	
PERp11 A54	PERp11	A54	
PERn12 A56 Input	PERn12	A56 Input	
PERp12 A57	PERp12	A57	
PERn13 A59 Input	PERn13	A59 Input	
PERp13 A60	PERp13	A60	

Rev0.01

r		Ť.	
PERn14	A62	Input	
PERp14	A63		-
PERn15	A65	Input	
PERp15	A66		
PERST0#	B10	Output	PCIe Reset #0, #1. Active low.
PERST1#	A11		
			Indicates when the applied power is within
			tolerance and stable for the add-in card.
			PERST# goes high <u>at least after-</u> 100ms <u>after</u>
			per the PCI CEM Specification when the power
			rails are within operating limits per the PCIe
			CEM Specification. The PCIe REFCLKs also
			become stable within this period of time.
			PERST is pulled high on the baseboard.
			For OCP NIC 3.0, PERST deassertion also
			indicates the full card power envelope is
			available to the add-in card.
			For baseboards, the PERST[0:1]# signals are
			required at the connector.
			For add-in cards, the required PERST[0:1]#
			signals shall be connected to the endpoint
			<u>silicon.</u>
			Note: For cards that only support 1 x16,
			PERSTO# is used. For cards that support 2 x8,
			PERSTO# is used for the first eight PCIe lanes,
			and PERST1# is used for the second eight PCIe
			lanes.



	Refer to Section 2.2 in the PCIe CEM
	Specification, Rev 4.0 for details.

3.4.2 PCIe Present and Bifurcation Control Pins

This section provides the pin assignments for the PCIe present and bifurcation control signals. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in Figure 16Figure 18.

The PRSNTA#/PRSNTB[0:3]#/BIF[0:2]# pins much be latched within at least 1 TBD-ms of the system AC power on to ensure the correct values are latched_detected_by the system. Changing the pin states after this timing window is not allowed. Refer to the AC timing diagram in Section XXX for details.

Commented [TN18]: This sentence applies to BIF[2:0]# only.

Commented [TN19]: Latched after PWRDIS?

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PRSNTA#	A12	Output	Present A is used for add-in card presence and
			add in card PCIe capabilities detection.
			For baseboards, [‡] this pin is directly connected
			to GND- on the baseboard .
			For add-in cards, [‡] this pin is connected to the
			Present BPRSNTB[3:0]# pins on the add in card.
PRSNTB0#	B42	Input	Present B [0:3]# are used for add-in card
PRSNTB1#	A42		presence detection and PCIe capabilities
PRSNTB2#	A10		detection.
PRSNTB3#	B70		
			For baseboards, these pins are connected to
			the I/O hub and are pulled up to +3.3Vaux
			using 1kOhm resistors.


Table 109: Card Pin Descriptions – PCIe Present and Bifurcation Control Pins

Rev0.01

	1		T
			For add-in cards, these pins are strapped to
			PRSNTA#. The encoding definitions are
			described in Section <u>3.6</u> 4.6.
			PRSNTB3# is located at the bottom of the 4C
			connector and is only applicable for add-in
			cards with a PCIe width of x16 (or greater).
			Add-in cards that implement a 2C card edge
			do not use the PRSNTB3# pin for capabilities
			or present detection.
BIFO#	A7	Output	Bifurcation [0:2]# pins allow the baseboard to
BIF1#	A8		force configure the add-in card bifurcation.
BIF2#	A9		
			For baseboards, these pins are outputs driven
			from the baseboard I/O hub and allows the
			system to force configure the add-in card
			bifurcation. The baseboard may optionally tie
			the BIF[0:2]# signals to 3.3Vaux or to ground if
			no dynamic bifurcation configuration is
			required.
			For add-in cards, these signals connect to the
			endpoint bifurcation pins if it is supported.
			The BIF[0:2]# encoding definitions are
			described in Section 3.64.6.
			<u> </u>
			Note: the required combinatorial logic output
			for endpoint bifurcation is dependent on the
			specific silicon and is not defined in this
			specification.
	1		-h

Figure <u>1618</u>: PCIe Present and Bifurcation Control Pins





3.4.3 SMBus Interface Pins

Rev0.01

1

This section provides the pin assignments for the SMBus interface signals. The AC/DC specifications are defined in Section XXX<u>the SMBus and I²C bus specifications</u>. An example connection diagram is shown in Figure XXX.

Table 11:10: Card-Pin Descriptions – SMBus			
Signal Name	Pin #	Baseboard	Signal Description
		Direction	
SMCLK	A7	Output <u>,</u>	SMBus clock. Open drain, pulled up to
		<u>OD</u>	+3.3Vaux on the baseboard.
			For baseboards, connect the SMCLK from the
			platform SMBus master to the connector.
			For add-in cards, connect the SMCLK from the
			endpoint silicon to the card edge gold fingers.
SMDAT	A8	Input /	SMBus Data. Open drain, pulled up to
		Output <u>,</u>	+3.3V <u>aux</u> on the baseboard.
		<u>OD</u>	
			For baseboards, connect the SMDAT from the
			platform SMBus master to the connector.
			For add-in cards, connect the SMDAT from the
			endpoint silicon to the card edge gold fingers.
SMRST#	A9	Output <u>,</u>	SMBus reset. Open drain <u>.</u>
		<u>OD</u>	
			For baseboards, this pin is ,-pulled up to
			+3.3V <u>aux</u> -on the baseboard.and is Uused to
			reset optional downstream SMBus devices
			(such as temperature sensors). <u>SMRST# is a</u>
			mandatory signal for baseboard
			implementations.
			For add-in cards, SMRST# is optional.

Table 1110: Card Pin Descriptions – SMBus



3.4.4 Power Supply Pins

This section provides the pin assignments for the power supply interface signals. The AC/DC specifications are defined in Section XXX the PCIe CEM Specification, Rev 4.0 and amended in Section 3.10. An example connection diagram is shown in Figure XXX.

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
GND	Various	GND	Ground return; a total of 46 ground pins are
			on the main 140-pin connector area.
+12V/+12V_AUX	B1, B2,	Power	+12V main or 12V Aux power; total of 6 pins
	B3, B4,		per connector. The 12V pins are rated to 1.1A
	B5, B6		per pin with a maximum derated power
			delivery of 79.2W.
			The +12V power pins must be within the rail tolerances (TBD tolerance for Aux) when the
			PWRDIS pin is driven low by the baseboard.
+3.3V/3.3V AUX	B11	Power	+3.3V main or +3.3V Aux power; total of 1 pin
· 5.5 V/5.5 V_NON	DII	1 OWCI	per connector. The 3.3V pin is rated to 1.1A for
			a maximum derated power delivery of 3.63W.
			The +3.3Vaux/main power pin must be within
			the rail tolerances tolerances when the PWRDIS
			pin is driven low by the baseboard.
PWRDIS	B12	Output	Power disable. Active high.
			This signal is driven by the baseboard.

Table 1211: Card Pin Descriptions – Power

Rev0.01

When high, this signal notifies the add-in card to turn off all systems supplies connected to +12V power.
When low, this signal notifies the add-in card to enable the on-card power supplies.

3.4.5 Miscellaneous Pins

This section provides the pin assignments for the miscellaneous interface signals. The AC/DC specifications are defined in Section XXX.

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
RFU, N/C	B68,	Input /	Reserved future use pin <u>s</u> . Leave these pins as
	B69,	Output	no connect.
	A68,		
	A69,		
	A70		

Table <u>13</u>12: Card Pin Descriptions – Miscellaneous <u>1</u>

3.5 Signal Descriptions – OCP Bay (Primary Connector)

The following section describes the functions in the Primary Connector 28-pin OCP bay. This 28-_pin bay is shown in Section 3.34.3 and have pin numbers designated as OCP_B[1:14], and OCP_A[1:14]. All pin directions on this OCP bay are from the perspective of the baseboard.

The add-in card shall implement protection methods to prevent leakage paths between the Vaux and Vmain power domains in the event that a NIC is powered down in a powered up baseboard.



Note: The pins that are common to both the Primary and Secondary Connectors are defined in Section <u>3.44.4</u>.

3.5.1 PCIe Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the PCIe interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in Section XXX. An example connection diagram that shows REFCLK2, REFCLK3, PERST2# and PERST3# is shown in Section 3.74.7.

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
REFCLKn2	OCP_B11	Output	PCIe compliant differential reference clock #2,
REFCLKp2	OCP_B12		and #3. 100MHz HCSL-reference clocks are
REFCLKn3	OCP_A11	Output	used for the add-in card PCIe core logic.
REFCLKp3	OCP_A12		
			For baseboards, the REFCLK2 and REFCLK3
			signals are required at the Primary connector.
			For add-in cards, the required REFCLKs shall be connected per the endpoint datasheet.
			Note: REFCLK2 and REFCLK3 are not used for cards that only support a 1 x16 or 2 x8 connection.
			Refer to Section 2.1 in the PCIe CEM
			Specification, Rev 4.0 for details.
PERST2#	OCP_A2	Output	PCIe Reset #2, #3. Active low.
PERST3#	OCP_A3		
			Indicates when the applied power is within
			tolerance and stable for the add-in card.
			PERST# goes high after_at least_100ms after

Table <u>1413</u>: Card Pin Descriptions – PCIe 2

Rev0.01

WAKE#OCP_A1Input_ODMaterWAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.This signal is driven by the add-in card to notify the baseboard using signals, their respective WAKE# pins may be				
WAKE# OCP_A1 Input, OD WAKE#, Open drain, Active low. This signal is pulled up to +3.3V on the baseboard to rotify the baseboard to rotify the baseboard at support multiple WAKE# Second the support multiple WAKE#				per the PCI CEM Specification when the power
WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.WAKE#OCP_A1Input, ODWAKE# of the suboard the baseboard the baseboard the baseboard the baseboard the baseboard.				rails are within operating limits per the PCIe
WAKE#OCP_A1Input_ODWAKE#PERST is pulled high on the baseboard.For OCP NIC 3.0, PERST deassertion also indicates the full card power envelope is available to the add-in card.For baseboards, the PERST[0:1]# signals are required at the connector.For add-in cards, the PERST[0:1]# signals shall be connected to the endpoint silicon.For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon.WAKE#OCP_A1Input_ODWAKE#. Open drain_Active low.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				CEM Specification. The PCIe REFCLKs also
WAKE#OCP_A1Input_ODWAKE#.VAKE#OCP_A1Input_ODWAKE#.				become stable within this period of time.
Indicates the full card power envelope is available to the add-in card.For baseboards, the PERST[0:1]# signals are required at the connector.For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon.Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.This signal is pulled up to 13.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				PERST is pulled high on the baseboard.
Indicates the full card power envelope is available to the add-in card.For baseboards, the PERST[0:1]# signals are required at the connector.For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon.Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				
wailable to the add-in card.available to the add-in card.For baseboards, the PERST[0:1]# signals are required at the connector.For add-in cards, the required PERST[0:1]# signals shall be connected to the endpoint silicon.Signals shall be connected to the endpoint silicon.Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				For OCP NIC 3.0, PERST deassertion also
WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.				indicates the full card power envelope is
WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.WAKE#OCP_A1Input_ODThis signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				available to the add-in card.
WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.WAKE#OCP_A1Input_ODThis signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				
WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				For baseboards, the PERST[0:1]# signals are
WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.WAKE#OCP_A1Input_ODThis signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.				required at the connector.
WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.WAKE#OCP_A1Input_ODThis signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.				
silicon.Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				For add-in cards, the required PERST[0:1]#
Note: PERST2# and PERST3# are not used for cards that only support a 1 x16 or 2 x8 connection.WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				signals shall be connected to the endpoint
Cards that only support a 1 x16 or 2 x8 connection.Refer to Section 2.2 in the PCIe CEM Specification, Rev 4.0 for details.WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				silicon.
wake#OCP_A1Input, ODWake#. Open drain. Active low.WAKE#OCP_A1Input, ODThis signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				
WAKE#OCP_A1Input_ODWAKE#. Open drain. Active low.This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				Note: PERST2# and PERST3# are not used for
WAKE#OCP_A1Input, ODWAKE#. Open drain. Active low.This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor.This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				cards that only support a 1 x16 or 2 x8
WAKE# OCP_A1 Input, OD WAKE#. Open drain. Active low. This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor. This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				connection.
WAKE# OCP_A1 Input, OD WAKE#. Open drain. Active low. This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor. This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				
WAKE# OCP_A1 Input, OD WAKE#. Open drain. Active low. This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor. This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				Refer to Section 2.2 in the PCIe CEM
This signal is pulled up to +3.3V on the baseboard with a 10kOhm resistor. This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				Specification, Rev 4.0 for details.
baseboard with a 10kOhm resistor. This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#	WAKE#	OCP_A1	Input <u>, OD</u>	WAKE#. Open drain. Active low.
baseboard with a 10kOhm resistor. This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				
This signal is driven by the add-in card to notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				This signal is pulled up to +3.3V on the
notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				baseboard with a 10kOhm resistor.
notify the baseboard restore the PCIe link. For add-in cards that support multiple WAKE#				
add-in cards that support multiple WAKE#				This signal is driven by the add-in card to
				notify the baseboard restore the PCIe link. For
signals, their respective WAKE# pins may be				add-in cards that support multiple WAKE#
				signals, their respective WAKE# pins may be



tied together as the signal is open-drain to
form a wired-OR.
For baseboards, this signal is pulled up to
+3.3V on the baseboard with a 10kOhm
resistor and is connected to the system WAKE#
signal.
For add-in cards, this signal is connected
directly to the endpoint silicon WAKE# pin(s).
Refer to Section 2.3 in the PCIe CEM
Specification, Rev 4.0 for details.

3.5.2 NC-SI Over RBT Interface Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the NC-SI over RBT interface signals on the Primary Connector OCP bay. The AC/DC specifications are defined in <u>Section XXXthe NC-SI</u> <u>specification</u>. An example connection diagram is shown in <u>Figure 17</u>Figure 19.

Refer to the NC-SI Specification for implementation and timing details. For the purposes of this specification, the min and max <u>electrical trace</u> length of the NC-SI signals shall be between 2 inches and 4 inches. The traces shall be implemented as <u>50 Ohm</u> impedance controlled 50 Ohm nets.

Table <u>15</u>14: Card Pin Descriptions – NC-SI Over RBT

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
RBT_CLK_IN	OCP_A14	Output	Reference clock input. Synchronous clock
			reference for receive, transmit and control
			interface. The clock has a nominal frequency of
			50MHz ±100ppm.

Rev0.01

[I
			For baseboards, connect this pin between the
			baseboard NC-SI over RBT PHY and the
			connector. This signal requires a 100kOhm pull
			down resistor on the baseboard. If the
			baseboard does not support NC-SI over RBT,
			then terminate this signal to ground through a
			100kOhm pull down resistor.
			For add-in cards, connect this pin from the
			gold finger to the endpoint silicon. Leave this
			pin as a no connect if NC-SI is not supported.
RBT CRS DV	OCP_B14	Input	Carrier sense/receive data valid. This Signal is
		1	used to indicate to the baseboard that the
			carrier sense/receive data is valid.
			For baseboards, connect this pin between the
			baseboard NC-SI over RBT PHY and the
			connector. This signal requires a 100kOhm pull
			down resistor on the baseboard. If the
			baseboard does not support NC-SI over RBT,
			then terminate this signal to ground through a
			100kOhm pull down resistor.
			For add-in cards, connect this pin from the
			gold finger to the endpoint silicon. Leave this
			pin as a no connect if NC-SI is not supported.
RBT RXD0	OCP_B9	Input	Receive data. Data signals from the network
RBT_RXD1	OCP_B9	Input	controller to the BMC.
			controller to the bivic.
			For baseboards, connect this pin between the
			baseboard NC-SI over RBT PHY and the
			connector. This signal requires a 100kOhm
			pull-up resistor to 3.3Vaux on the baseboard. If



			the baseboard does not support NC-SI over
			RBT, then terminate this signal to 3.3Vaux
			through a 100kOhm pull-up.
			For add-in cards, connect this pin from the
			gold finger to the endpoint silicon. Leave this
			pin as a no connect if NC-SI is not supported.
RBT_TX_EN	OCP_A7	Output	Transmit enable.
			For baseboards, connect this pin between the
			baseboard NC-SI over RBT PHY and the
			connector. This signal requires a 100kOhm pu
			down resistor to ground on the baseboard. If
			the baseboard does not support NC-SI over
			RBT, then terminate this signal to ground
			through a 100kOhm pull down.
			For add-in cards, connect this pin from the
			gold finger to the endpoint silicon. Leave this
			pin as a no connect if NC-SI is not supported
RBT_TXD0	OCP_A9	Output	Transmit data. Data signals from the BMC to
RBT_TXD1	OCP_A8		the network controller.
			For baseboards, connect this pip between the
			For baseboards, connect this pin between the
			baseboard NC-SI over RBT PHY and the
			connector. This signal requires a 100kOhm
			pull-up resistor to 3.3Vaux on the baseboard.
			the baseboard does not support NC-SI over
			RBT, then terminate this signal to 3.3Vaux
			through a 100kOhm pull-up.

Rev0.01

			Rev0.01
			For add-in cards, connect this pin from the
			gold finger to the endpoint silicon. Leave this
			pin as a no connect if NC-SI is not supported.
RBT_ARB_OUT	OCP_A5	Output	NC-SI hardware arbitration output. Used only if
			the end point silicon supports hardware
			arbitration. Connects to the ARB_IN signal of
			an adjacent device.
			The ARB_IN pin is also routed to the card edge
			to allow multiple devices and OCP slots on the
			baseboard to share the NC-SI ring. The
			baseboard shall implement a multiplexing
			implementation that directs the RBT_ARB_OUT
			to the RBT_ARB_IN pin of the next NC-SI
			capable device in the ring, or back to the
			RBT_ARB_IN pin of the source device if there is
			a single device on the ring.
			For baseboards, connect this pin between the
			baseboard OCP connector(s) to complete the
			hardware arbitration ring. If the baseboard
			does not support NC-SI over RBT, connect this
			signal directly to the RBT_ARB_IN pin.
			For add-in cards, connect this pin from the
			gold finger to the endpoint silicon. Leave this
			pin as a no connect if NC-SI is not supported.
RBT_ARB_IN	OCP_A4	Input	NC-SI hardware arbitration input. Used only if
			the end point silicon supports hardware
			arbitration. Connects to the ARB_OUT signal of
			an adjacent device.




	r	ú	
			The ARB_OUT pin is also routed to the card
			edge to allow multiple devices and OCP slots
			on the baseboard to share the NC-SI ring. The
			baseboard shall implement a multiplexing
			implementation that directs the RBT_ARB_IN to
			the RBT_ARB_OUT pin of the next NC-SI
			capable device in the ring, or back to the
			RBT_ARB_OUT pin of the source device if there
			is a single device on the ring.
			For baseboards, connect this pin between the
			baseboard OCP connector(s) to complete the
			hardware arbitration ring. If the baseboard
			does not support NC-SI over RBT, connect this
			signal directly to the RBT_ARB_OUT pin.
			For add-in cards, connect this pin from the
			gold finger to the endpoint silicon. Leave this
			pin as a no connect if NC-SI is not supported.
slot_id q	OCP_B7	Output	NC-SI Address pin. Used only if the end point
			silicon supports package identification.
			N/C on NIC if not supported.
			For baseboards, this pin is used to identify the
			slot ID value. Connect this pin directly to GND
			for SlotID = 0; or pull this pin up to 3.3 Vaux
			for SlotID = 1.
			 Tie to GND for Slot ID = 0
			Tie to $+3.3$ Vaux for Slot ID = 1
			For add-in cards, connect this pin to the
			endpoint SLOT_ID pin for device address
	1	1	


Open Compute Project • NIC • 3.0

Rev0.01

For add-in cards with multiple end point
devices, the SLOT_ID pin may be used to
configure a different PHYAD bit so long as the
resulting combination does not cause
addressing interferences.
For end point devices without NC-SI support,
leave this pin as a no connect.



For baseboard designs with a single primary connector, connect ARB_IN to ARB_OUT to complete the NC-SI hardware arbitration ring. For Designs with multiple Primary Connectors, connect ARB_IN and ARB_OUT to an analog mux to complete the NC-SI arbitration ring based on the number of cards installed in the system.





3.5.3 Scan Chain Pins – OCP Bay (Primary Connector)

This section provides the pin assignments for the Scan Bus interface signals on the Primary Connector OCP Bay. The AC/DC specifications are defined in Section XXX. An example connection diagram is shown in Figure 18Figure 20.

Signal Name	Pin #	Baseboard	Signal Description
		Direction	
CLK	OCP_B6	Output	Scan clock. The CLK is an output pin from the
			baseboard to the add-in card. The CLK may run
			up to 12.5MHz.
			For baseboard implementations, <u>connect the</u>
			CLK pin to the Primary Connector. tie_Tie_the
			CLK pin directly to GND if the scan chain is not
			used.
			For NIC implementations, the CLK pin must be
			connected to Shift Registers 0 & 1 <u>, and</u>
			optionally to Shift Registers 2 & 3 (if
			implemented) as defined in the text and Figure
			18Figure 20, below. Pull the CLK pin up to
			3.3Vaux through a 1kOhm resistor.
DATA_OUT	OCP_B5	Output	Scan clock data output from the baseboard to
			the add-in card. This bit stream is used to shift
			in NIC configuration data.
			For baseboard implementations, connect the
			DATA_OUT pin to the Primary Connector. tie
			Tie_the DATA_OUT pin directly to GND if the
			scan chain is not used.

Table <u>1615</u>: Card Pin Descriptions – Scan BusChain

Rev0.01

			For NIC implementations, the DATA_OUT pin
			may be left floating if it is not used <u>for on the</u>
			add-in card configuration. Pull the DATA_OUT
			pin up to 3.3Vaux through a 1kOhm resistor.
DATA_IN	OCP_B4	Input	Scan clock data input to the baseboard. This
			bit stream is used to shift out NIC status bits.
			For baseboard implementations, the DATA_IN
			pin shall be pulled up to 3.3Vaux through a
			10kOhm resistor to prevent the input signal
			from floating if a card is not installed. This pin
			may be left as a no connect if the scan chain is
			not used.
			For NIC implementations, the DATA_IN scan
			chain is required. The DATA_IN connection to
			Shift Registers 0 & 1, as defined in the text and
			Figure 18Figure 20, below are required.
LD#	OCP_B3	Output	Scan clock shift register load. Used to latch
			configuration data on the add-in card.
			For baseboard implementations, the LD# pin
			shall be pulled up to 3.3Vaux through a
			1 0 kOhm resistor if the scan chain is not used
			to prevent the add-in card from erroneous
			data latching.
			For NIC implementations, the LD# pin
			For NIC implementations, the LD# pin implementation is required. The LD# pin_must
			implementation is required. The LD# pin must
			implementation is required. The LD# pin must be connected to Shift Registers 0 & 1 as



<u>The scan chain provides side band status indication between the add-in card and the</u> <u>baseboard.</u> The scan chain bit definition is defined in the two tables below. The scan chain data stream is 32-bits in length for both the DATA_OUT and the DATA_IN streams. The scan chain implementation is optional on the host, but is mandatory on all OCP NIC 3.0 cards. <u>The scan chain components operates on the 3.3Vaux power domain. The scan chain provides</u> side band status indication between the add-in card and the baseboard.

The DATA_OUT bus is an output from the host. The DATA_OUT bus provides initial configuration options to the add-in card. At the time of this writing, the default implementation does not use the DATA_OUT stream and is not implemented on the NIC. However, all baseboard systems that implement the Scan Chain shall connect DATA_OUT between the platform and the Primary Connector for future-proofing NIC implementations and subsequent revisions of this specification.

Byte.bit	DATA_OUT Field	Default	Description
	Name	Value	
0.[07]	RSVD	0b000000	Reserved. Byte 0 value is 0h00.
1.[07]	RSVD	0h00	Reserved. Byte 1 value is 0h00.
2.[07]	RSVD	0h00	Reserved. Byte 2 value is 0h00.
3.[07]	RSVD	0h00	Reserved. Byte 3 value is 0h00.

Table 1716: Card-Pin Descriptions – Scan Bus-Chain DATA_OUT Bit Definition

The DATA_IN bus is an input to the host. <u>The DATA_IN bus and</u> provides NIC status indication to the host. The default implementation is completed with two 8-bit 74LV165 parallel in to serial out shift registers in a cascaded implementation. Up to four shift registers may be implemented to provide additional NIC status indication to the host platform.

DATA_IN shift registers 0 & 1 are mandatory for all cards. DATA_IN shift registers 2 & 3 are optional depending on the card type and fields being reported to the host. DATA_IN shift register 2 may be used to indicate for future revisions definitions- of the scan chain bit

Rev0.01

stream. DATA_IN shift registers 2-8-3 are-(in conjunction with shift register 2) are required for reporting link/activity indication on card implementations with 5-8 ports.

The host should read the DATA_IN bus multiple (TBD) times to qualify the incoming data stream.

A 1kOhm pull up resistor shall be implemented on the NIC to the SER input of the last shift register on the DATA_IN scan chain to maintain a default bit value of 0b1 for unused bits for implementations using less than four shift registers.

DATA_OUT Field	Default	Description
Name	Value	
PRSNTB[0]#	0bX	PRSNTB[3:0]# value <u>is</u> mirrored from the
PRSNTB[1]#	0bX	Primary Connector.
PRSNTB[2]#	0bX	
PRSNTB[3]#	0bX	
WAKE_N	0bX	PCIe WAKE_N signal is_mirrored from the
		Primary Connector.
TEMP_WARN	0b0	Temperature monitoring pin from the on-
		card thermal solution. This pin is Asserted
		asserted high when temperature sensor
		exceeds the temperature warning threshold.
TEMP_CRIT	0b0	Temperature monitoring pin from the on-
		card thermal solution. Asserted This pin is
		asserted high when temperature sensor
		exceeds the temperature critical threshold.
FAN_ON_AUX	0b0	When high, FAN_ON_AUX requests the
		system fan to be enabled for extra cooling
		when the card is in the S5 state.
LINK0	0b1	Port 03 link indication. Active low.
LINK1	0b1	
LINK2	0b1	
	PRSNTB[0]# PRSNTB[1]# PRSNTB[2]# PRSNTB[3]# WAKE_N TEMP_WARN FAN_ON_AUX LINK0 LINK1	NameValuePRSNTB[0]#0bXPRSNTB[1]#0bXPRSNTB[2]#0bXPRSNTB[3]#0bXWAKE_N0bXTEMP_WARN0b0TEMP_CRIT0b0FAN_ON_AUX0b0LINK00b1LINK10b1

Table 1817: Card Pin Descriptions – Scan Bus DATA_IN Bit Definition



1.3	LINK3	0b1	0b0 – Link LED is illuminated on the host platform. 0b1 – Link LED is not illuminated on the host platform.
			Steady = link is detected on the port. Off = no link is detected on the port.
1.4	ACT0	0b1	Port 03 activity indication. Active low.
1.5	ACT1	0b1	
1.6	ACT2	0b1	0b0 – Link LED is illuminated on the host
1.7	ACT3	0b1	platform.
			0b1 – Link LED is not illuminated on the host platform.
			Steady = no activity is detected on the port Blink = activity is detected on the port. Off = no link, see also LINK[3:0] LED bits.
			The LED blink duty cycle is dependent on the
			add-in card implementation TBD. The
			recommended duty cycle is 50%.
2.0	ScanChainVer[0]	0b1	ScanChainVer[1:0] is used to indicate the scan
2.1	ScanChainVer[1]	0b1	chain bit definitions. The encoding is as
			follows:
			0b11 – Scan chain bit definitions version 1 corresponding to OCP 3.0 spec version 1.0.
			All other encodings are reserved.
2.2	RSVD	0b1	Byte 2 bits [2:7] are reserved. These bits shall
2.3	RSVD	0b1	default to the value of 0b1. These bits may
2.4	RSVD	0b1	be used in future versions of the scan chain.
2.5	RSVD	0b1	

	~	\mathbf{n}	n.	1
К	ev	U.	U.	L


		1	
2.6	RSVD	0b1	
2.7	RSVD	0b1	
3.0	LINK4	0b1	Port 47 link indication. Active low.
3.1	LINK5	0b1	
3.2	LINK6	0b1	0b0 – Link LED is illuminated on the host
3.3	LINK7	0b1	platform.
			0b1 – Link LED is not illuminated on the host
			platform.
			Steady = link is detected on the port.
			Off = no link is detected on the port.
3.4	ACT4	0b1	Port 47 activity indication. Active low.
3.5	ACT5	0b1	
3.6	ACT6	0b1	0b0 – Link LED is illuminated on the host
3.7	ACT7	0b1	platform.
			0b1 – Link LED is not illuminated on the host
			platform.
			Steady = no activity is detected on the port
			Blink = activity is detected on the port.
			Off = no link, see also LINK[3:0] LED bits.
		-	




Figure <u>18</u>20: Scan Bus Connection Example

Open Compute Project • NIC • 3.0

Rev0.01







3.5.4 Primary Connector Miscellaneous Pins – OCP Bay (Primary Connector)

Rev0.01

This section provides the miscellaneous pin assignments for the pins on the Primary Connector OCP Bay. The AC/DC specifications are defined in Section XXX the PCIe CEM Specification, Rev 4.0 and Section 3.12. An example connection diagram is shown in Figure XXX.

		1	scriptions – Miscellaneous <u>z</u>
Signal Name	Pin #	Baseboard	Signal Description
		Direction	
PWRBRK#	OCP_B2	Output <u>,</u>	Power break. Active low, open drain.
		<u>OD</u>	
			This signal is pulled up to +3.3V <u>aux</u> on the
			add-in card with a minimum of 95kOhm and
			the baseboard with a stiffer resistance in-
			order to meet the timing specs as shown in
			the PCIe_CEM_Specification.
			This signal is driven low by the baseboard
			and is used to notify that an Emergency
			Power Reduction State is requested. The add-
			in card shall move to a lower power
			consumption state.
NIC_PWR_GOOD	OCP_B1	Input	NIC power <u>Power</u> good Good. Active high.
			This signal is driven by the add-in card.
			When high, this signal indicates that all of the
			add-in card power rails are operating within
			nominal tolerances.
			When low the add-in card power supplies are
			not yet ready or are in a fault condition.
			For baseboards, this pin may be connected to
			the platform I/O hub as a NIC power health

Table 1918: Card Pin Descriptions – Miscellaneous 2



			status indication. This signal is pulled down
			to ground with a 100kOhm resistor on the
			baseboard to prevent a false power good
			indication if no add-in card is present.
			<u>For Addadd</u> -in cards <u>this signal may be</u>
			implemented <u>by</u> a cascaded power good
			output or use a discrete power good monitor
			output on the card . This signal is pulled down
			to ground with a 100kOhm resistor on the
			baseboard to prevent a false power good
			indication if no add in card is present.
GND	OCP_A6	GND	Ground return; a total of 5 ground pins are
	OCP_A10		on the OCP bay area.
	OCP_A13		
	OCP B10		
	OCP_B13		

3.6 PCIe Bifurcation Mechanism

OCP3.0 baseboards and add-in cards support multiple bifurcation combinations. Single socket baseboards with a single or multiple root ports, as well as a multi-socket baseboards with a single or multiple root ports cases are supported. The bifurcation mechanism also supports add-in cards with a single or multiple end points. These features are accomplished via I/O pins on the Primary and Secondary connector:


- PRSNTA#, PRSNTB[3:0]#. The PRSNTA# pin connects to the PRSNTB# pins as a hard coded value on the add-in card. The encoding of the PRSNTB[3:0]# pins allows the baseboard to determine the PCIe Links available on the add-in card.
- BIF[3:0]#. The BIF# pin states are controlled by the baseboard and allows the baseboard to override the default end point bifurcation for silicon that support bifurcation.

Rev0.01

Additional combinatorial logic is required and is specific to the card silicon. The combinatorial logic is not covered in this specification.

The high level bifurcation connections are shown in Figure 19Figure 21.

Figure 1921: PCIe Bifurcation Pin Connections Support



3.6.1 PCIe Add-in Card to Baseboard Bifurcation Configuration (PRSNTA#, PRSNTB[3:0]#) The add-in card to baseboard configuration mechanism consists of four dual use pins (PRSNTB[3:0]#) on the add-in card and a grounded PRSNTA# pin on the baseboard. These

Rev0.01

pins provide card presence detection as well as mechanism to notify the baseboard of the pre-defined PCIe lane width capabilities. The PRSNTB[3:0]# pins are pulled up to +3.3Vaux on the baseboard and are active low signals. A state of 0b1111 indicates that no card is present in the system. Depending on the capabilities of the add-in card, a selection of PRSNTB[3:0]# signals may be strapped to the PRSNTA# signal and is pulled low by the baseboard. The encoding of the PRSTNB[3:0]# bits is shown in Table 20Table 19 for x16 and x8 PCIe cards.

3.6.2 PCIe Baseboard to Add-in Card Bifurcation Configuration (BIF[2:0]#)

Three signals (BIF[2:0]#) are driven by the baseboard to notify requested bifurcation on the add-in card silicon. This allows the baseboard to set the lane configuration on the add-in card that supports multiple bifurcation options.

For example, a baseboard that has four separate hosts that support a 4 x4 connection, should appropriately drive the BIF[2:0]# pins per <u>Table 20Table 19</u> and indicate to the addin card silicon to setup a 4 x4 configuration.

As previously noted, the BIF[2:0]# signals require additional combinatorial logic to decode the BIF[2:0]# value and appropriately apply it to the end-point silicon. The combinatorial logic is not covered in the specification as its implementation is specific to the vendor silicon used.

3.6.3 PCIe Bifurcation Decoder

The state-combination of each-of the PRSNTB[3:0]# and BIF[2:0]# pins deterministically sets the PCIe lane width for a given combination of baseboard and add-in cards. <u>Table 20Table</u> 19 shows the resulting number of PCIe links and its width for known combinations of baseboards and add-in cards.

***Note:** The baseboard must disable PCIe lanes during the initialization phase if the number of detected PCIe links are greater than what is supported on the baseboard to prevent a nondeterministic solution. For example, if the baseboard only supports a 1 x16 connection,



and the add-in card only supports a 2 x8 connection, the baseboard must disable PCIe lanes 8-15 to prevent any potential LTSSM issues during the discovery phase.

Open Compute Project • NIC • 3.0

Rev0.01

 Table 2019: PCIe Bifurcation Decoder for x16 and x8 Card Widths

Review Card Supported PCA Configurations Residence PCA Configurations Request Residence PCA Residence PCA Residence Residence Residence Residence Residence												
E20 022		Hnet	1 Host	1 Host	1 Host	1 Host	1 Host	RSVD RSVD	RSVD	2 Husts	4 Husts	4 or 8 Hosts
£3		Host CPU Sockets	1 Unstream Socket	1 Instream Socket	11 Instream Socket 11 Instream Socket 21 Instream Sockets 41 Instream Sockets BSVD	2 Unstream Sockets	4 Unstream Sockets	BSVD	BSVD	ckets	4 Instream Sockets	4/8 Linstream
E20 022										(1 Socket per Host) (1 Socket per Host)	(1 Socket per Host)	Sockets (1 Socket per Host)
6.25	ofigurations	Total PCIe Links	1 Link (No Bifurcation)	1 or 2 Links	1, 2, or 4 Links	2 Links	4 Links	RSVD	RSVD	2 Links	4 Links	4 or 8 x2 links
e B		System Support	1x16, 1x8, 1x4, 1x2, 1x1	1x16, 1x8, 1x4, 1x2, 1x1	1x16, 1x8, 1x4, 1x2, 1x1	1x8,1x4,1x2,1x1		RSVD	RSVD			
ES	_			2x8,2x4,2x2,2x1	2x8,2x4,2x2,2x1	2 x8, 2 x4, 2 x2, 2x1				2 x8, 2 x4, 2 x2, 2 x1		
7	_	_			4 ×4,4 ×2,4 ×1		4 x4, 4 x2, 4x1				4 ×4,4 ×2,4 ×1	4 x2, 4 x1
		System Encoding	00000	00090	00000	06001	0P010	06011	06100	00-101	0b110	06111
.2	rds	Add-in-Card Encoding										
	It Present		H5VU - Uard not present in the system	n the system								
	1x8, 1x4, 1x2, 1x1	01110	8	8	894	1x8 (Socket 0 only)	1x4 (Socket 0 only)			1x8 (Host 0 only)	1x4 (Host 0 only)	1xZ (Host 0 only)
	2,1k1	001110	¥.	4%	4×1	1x4 (Socket 0 only)	1x4 (Socket 0 only)			1x4 (Host 0 only)	1x4 (Host 0 only)	1x2 (Host 0 only)
		0b1110	57 27	142	1x2	1x2 (Cardian Darks)	1x2 (01-01-0			1x2 0400	1x2 (11-10-14)	1x2 04-40-440
		01 4440	,	,	,	(cocket 0 only)	(cocket li only)	Ī	T	(LIOSC II OUI))	(LIOST U ONIN)	(LIOSE U ONIY)
		UD THU	181	LNL	181	1x1 (Socket 0 only)	1x1 (Socket 0 only)			1x1 (Host 0 only)	1x1 (Host 0 only)	1k1 (Host 0 only)
	x8,1x4,1x2,1x1 2x4,2x2,2x1	001101	1×8	841	1×8	1x8 (Socket 0 only)	2 H4			1x8 (Host 0 only)	2×4	2 x2 (Host 0 & 1 only)
	2x8,2x4,2x2,2x1 4x4,4x2,4x1	0b1101	1×8.	2×8	2×8	2×8	4 ×4			2%8	4×4	2x2 (Host 0 & Tonki)
		0b1100	1%	2 x4	2 x4	1×8	2 x4			1%	2,44	4 ×2
	et 8 lanes), 4 x1					(Socket 0 only)				(Host 0 only)		
1 (0) 21	1x16,1x8,1x4	0bft 00	1×16	1×16	1×16	2x8	4×4		,	2×8	4×4	4x2
ption []												
RSVD		0b1011	RSVD - The encoding of 0	b1011 is reserved due to in	RSVD - The enooding of 0b10f1 is reserved due to insufficient spacing between PRSNTA and PRSNTB2 pin to provide positive card identification.	n PRSNTA and PRSNTB2	2 pin to provide positive car	didentificat	.uo			
2K4,2K2,2K1 2C 2K4 1K4.1K2.1K1		0b1 010	4 4	2×4	2×4	1x4 (Socket 0 only)	2 x4			1s4 (Host 0 onlu)	2×4	2 x2 [Host 0 & 1 onlu]
/D RSVD	RSVD for future x8 encoding 0b 1001	061001	,				,		,			-
RSVD	HSVD for future x8 encoding 0b1000	00100										
4C 1x16 1x16,1x	1x16,1x8,1x4,1x2,1x1	000111	1×16	1×16	1×16	1x8 (Socket 0 only)	1x4 (Socket 0 only)			1x8 (Host 0 only)	1x4 (Host 0 only)	1x2 (Host 0 onlu)
4C 2 x8 Dption A	2x8,2x4,2x2,2x1	060110	1×8*	2%8	2×8	2×8	2 x4 (Sooket 0 & 2 only)			2×8	2x4 (Host 0& 2 only)	1x2 (Host 0 & Tonly)
4C 1xtB Option B 2x8, 2x4, 2x2, 2x1	x16,1x8,1x4,1x2,1x1 x8,2x4,2x2,2x1	060101	1×16	1×16	1×16	2×8	2 x4 (Socket 0 & 2 only)			2 M8	2x4 (Host 0& 2 only)	2x2 (Host 0& Tonly)
1x16,1x8,1x8 2x8,2x4,2x2, 4C 1x16 Option C 4x4,4x2,4x1	1x16, 1x8, 1x4 2x8, 2x4, 2x2, 2x1 4x4, 4x2, 4x1	0b0100	1×16	1×16	1×16	2 x8	4×4			2 x8	4:4	2 x2 (Host 0 & Tonly)
4×4	2,4x1	060 011	1×4*	2 14	4 84	2 x4 (EP 0 and 2 only)	4 ×4	-		2 x4 (EP 0 and 2 only)	4:4	4 x2 (Host 0 & 1 only)
RSVD RSVD RSVD		0b0 010										
RSVD		0b0 001						•				
RSVD		000000										



3.6.4 Bifurcation Detection Flow

[Need input and clarification from system vendors]

The following detection flow shall be used to determine the resulting link count and lane width based on the baseboard and add-in card configurations.

- The baseboard reads the state of the PRSNTB[3:0]# pins. If the resulting value is not 0b1111, an add-in card is present.
- Firmware determines the add-in card PCIe lane width capabilities per <u>Table 20</u>Table
 19 by reading the PRSNTB[3:0]# pins.
- 3. The baseboard reconfigures the PCIe bifurcation on its ports to match the highest common lane width and lowest common link count on the card.
- 4. For cases where the baseboard request a link count override (such as requesting a 4-host baseboard requesting 4 x4 operation on a supported card that would otherwise default to a 2 x8 case), the BIF[0:2]# pins would be asserted as appropriate. Doing so assumes the add-in card supports the requested link override.
- PERST# is deasserted after the >100ms window as defined by the PCIe specification. Refer to Section/Figure XXX 3.12 for timing details.

Rev0.01

3.6.5 PCIe Bifurcation Examples


For illustrative purposes, the following figures show several common bifurcation permutations.

Figure 20

Figure 22 illustrates a single host baseboard that supports x16 with a single controller addin card that also supports x16-(Type 6). The PRSTNB[3:0]# state is 0b0111. The BIF[2:0]# state is 0b000 as there is no need to instruct the end-point network controller to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16. The single host baseboard determines that it is also capable of supporting 1 x16. The resulting link width is 1 x16.

Figure 2022: Single Host (1 x16) and 1 x16 Add-in Card (Single Controller)





Open Compute Project • NIC • 3.0





Figure 21Figure 23 illustrates a single host baseboard that supports 2 x8 with a single controller add-in card that also supports 2 x8 (Type 2). The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The single host baseboard determines that it is also capable of supporting 2 x8. The resulting link width is 2 x8.

Figure 2123: Single Host (2 x8) and 2 x8 Add-in Card (Dual Controllers)





Open Compute Project • NIC • 3.0

Rev0.01





Figure 22 Figure 24 illustrates a four host baseboard that supports 4 x4 with a single controller add-in card that supports 1 x16, 2 x8 and 4 x4 (Type 4). The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b101 as the end point network controller is forced to bifurcate to 4 x4. The PRSNTB encoding notifies the baseboard that this card is only capable of 1 x16, 2 x8 and 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.



Figure 2224: Four Hosts (4 x4) and 4 x4 Add-in Card (Single Controller)

Open Compute Project • NIC • 3.0



Rev0.01






Figure 23Figure 25 illustrates a four host baseboard that supports 4 x4 with a four controller add-in card that supports 4 x4 (Type 3). The PRSTNB[3:0]# state is 0b0011. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 4 x4. The four host baseboard determines that it is also capable of supporting 4 x4. The resulting link width is 4 x4.

Figure 2325: Four Hosts (4 x4) and 4 x4 Add-in Card (Four Controllers)








Rev0.01

Figure 24 illustrates a single host baseboard that supports 1 x16 with a dual controller addin card that supports 2 x8. The PRSTNB[3:0]# state is 0b0110. The BIF[2:0]# state is 0b111 as there is no need to instruct the end-point network controllers to a specific bifurcation. The PRSNTB encoding notifies the baseboard that this card is only capable of 2 x8. The four host baseboard determines that it is capable of 1x 16, but down shifts to 1 x8. The resulting link width is 1 x8 and only on endpoint 0.


Figure 2426: Single Host with no Bifurcation (1 x16) and 2 x8 Add-in Card (Two Controllers)





Open Compute Project • NIC • 3.0

Rev0.01



3.7 PCIe Clocking Topology

The OCP NIC 3.0 specification allows for up to four PCIe REFCLKs on the Primary Connector and up to two PCIe REFCLKs on the Secondary Connector. In general, the association of each REFCLK is based on the PCIe Link number on a per connector basis and is shown in Table 21 Table 20. Cards that implement both the Primary and Secondary connectors have a total of up to 6 REFCLKs.

Table 2120: PCIe Clock Associations



REFCLK #	Description	Availability (Connector)
REFCLK0	REFCLK associated with Link 0.	Primary and Secondary Connectors.
REFCLK1	REFCLK associated with Link 1.	Primary and Secondary Connectors.
REFCLK2	REFCLK associated with Link 2.	Primary Connector only.
REFCLK3	REFCLK associated with Link 3.	Primary Connector only.

As noted in the Pin Definition (Section 4.3), cards that only implement the Primary Connector have up to four PCIe REFCLKS (0-3). Cards that implement both the Primary and Secondary connectors have a total of up to 6 REFCLKs.

For each add-in card, the following REFCLK connection rules must be followed:

- For a 1 x16 capable add-in card, REFCLK0 is used for lanes [0:15].
- For a 2 x8 capable add-in card, REFCLK0 is used for lanes [0:7] and REFCLK1 is used for lanes [8:15].
- For a 4 x4 capable add-in card, REFCLK0 is used for lanes [0:3], REFCLK1 is used for lanes [4:7], REFCLK2 is used for lanes [8:11] and REFCLK3 is used for lanes [12:15]. Pins for REFCLK2 and REFCLK3 are described in Section <u>3.5.14.5.1</u> and are located on the 28-pin OCP bay.

Figure 2527: PCIe Interface Connections for 1 x16 and 2 x8 Add-in Cards

Rev0.01





Figure <u>26</u>28: PCIe Interface Connections for a 4 x4 Add-in Card



omplex x4)				k Silicon x4)
REFCLKO PERSTO# PET[0:3] PER[0:3]			REFCLKO PERSTO# PER[0:3] PET[0:3]	EP #0 (x4)
REFCLK1 PERST1# PET[4:7] PER[4:7]		Boundary	REFCLK1 PERST1# PER[4:7] PET[4:7]	EP #1 (x4)
REFCLK2 PERST2# PET[8:11] PER[8:11]	•	Connector E	REFCLK2 PERST2# PER[8:11] PET[8:11]	EP #2 (x4)
REFCLK3 PERST3# PET[12:15] PER[12:15]			REFCLK3 PERST3# PER[12:15] PET[12:15]	EP #3 (x4)
WAKE#	10k Ohm		WAKE0# WAKE1# WAKE2# WAKE3#	

Open Compute Project • NIC • 3.0

Rev0.01



3.8 PCIe Bifurcation Results and REFCLK Mapping

For the cases where <u>the baseboard and add-in card</u> bifurcation <u>is-are</u> permissible, this section enumerates all of the supported PCIe link, lane and REFCLK mappings for each supported configuration. The bifurcation decoder is shown in Section <u>3.6.34.6.3</u>.

http://opencompute.org



Link O, Lone 15 Link O, Lone 15 Lane 15 Link O. Lone 15 Link 0, Lone 15 Link O. Lane 14 Link 0. Lone 14 Link 0. Lane 14 Link 0. Lane 14 Lane 12 Lane 13 Lane 14 Link O. Lane 13 Link 0, Lane 13 Link 0, Lane 13 Link 0, Lane 13 Link 0, Lone 12 Link 0, Lone 12 Link 0, Lane 12 Link 0, Lane 12 Lane 11 Link 0. Lane 11 Link 0. Lone 11 Link 0, Lane 11 Link 0, Lane 11 Link 0, Lane 10 ae 10 Link 0, Lane 10 Link 0, Lane 10 Link 0, Lane 10 Lane 9 Link 0, Lune 3 Link 0, Lone 3 Link 0, Lone 3 Link 0, Lone 3 Link 0, Lane 8 Lane 8 Link O. Lone 8 Link 0, Lane 8 Link 0, Lane 8 Lane 7 Link 0, Lane 7 Link 0, Lane 7 Link 0, Link 0, Lane 7 Lane 7 Link O, Lane 7 Link 0, Lane 6 Link 0, Lane 6 Link 0, Lone 6 Lone 6 Lone 6 Lone 6 Lone 6 Lone 6 Lane 5 Link 0, Lane 5 Link 0, Lane 5 Lane 5 Lane 5 Lane 5 Lane 5 Link O. Lane S Link 0. Lone 5 Lone 5 Link 0. Link 0. Link 0. Lane 4 Link 0, Lane 4 Link 0, Lane 4 Lane 4 Link 0, Lane 4 Link 0, Lane 4 Link 0, Link 0, Link 0, Link 0, Link 0, Link 0, Lane 3 Lane 3 Lane 3 Link 0, Lane 3 Link O, Lone 3 Link 0, Lane 3 Lane 3 Lane 3 Lane 3 Lane 3 Lane 3 Lane 2 Link 0, Lane 2 Link 0, Lane 2 Link 0, Lone 2 Lone 2 Link 0, Lone 2 Link O. Lone 2 Link 0, Lane 2 Link 0, Link 0, Link 0, Link 0, Link 0, Link 0, Lane 1 Link 0, Link 0, Link 0, Lane 1 Lane 1 Link 0, Lane 1 Lane 1 Lane 1 Lane 1 Link 0, Lane 1 Link 0, Lane 1 Link 0, Link 0, Link 0, Link 0, Link 0, Link 1, Link 0, Lane 1 Lane 0 Link 0, Lane 0 Lane 0 Link 0, Link Link 0, Lune 0 Link 0, Lane 0 Link 0, Lane 0 Lane 0 Lane 0 Lane 0 Lane 0 Link 0, Lone 0 1x8 1x8 1x16 124 1x16 1x8' 1×16 1×4 1x2 12 1 x 16 BIF[2:0] 8 1 00 0 1Link 05000 1Link 05000 1Link 05000 00000 00090 00090 00090 0009 Upstream Links 1Link 1Link 1 Link 1 Link 1 Link 1Link 1Link 1Link 1 Link 1Link 1 Link 1Link 1Link 1 Link 1 Link Link Link 1x16, 1x8, 1x4, 1x2, 1 Socket Socket Host Upstream Devices 1Host 1Upstream Socket 1Host 1Upstream Socket Socket 1 Upstream Socket Socket 1 Upstream Socket 1 Upstream Socket Socket 1Host 1Upstream Socket 1Host 1Upstream Socket Socket Socket Socket 1 Upstream Socket 1 Upstream Socket ocket 1Upstream 1Host 1Upstream3 1Host 1Upstream3 1Host 11Instream3 1 Upstream 1 Upstream 1 Hopt 1Host 1Host 1Host Host Host 1 Host Host 1 Host Host I Hogt Hogt R, no bifurcation Add-in-Card Encoding Destriet 061110 0b1110 0b1110 0b1101 0b1101 0b1011 0b1010 0110 0P0101 0b0010 0b0001 b1100 00100 00011 0b1110 0b1001 0b1000 0b0111 A 126,1x8,1x8,1x4,1x2,1x1 B 2x8,2x4,2x2,2x1 126,1x8,1x4 126,1x8,2x4,2x2,2x1 4x4,4x2,4x1 4x4,4x2,4x1 4x4,4x2,4x1 RSVD for future x8 encodi 1x16, 1x8, 1x4, 1x2, 1x1 Supported Bifarce Modes 2 x8, 2 x4, 2 x2, 2 x1 2 x4, 1 x16, 1 x8, 1 x4 1 x16, 1 x8, 1 x4 2 x4, 4 x2 (First 8 7 x5, 2 x2 2 x4, 1 x2, 1 x1 1 x4, 1 x2, 1 x1 1 x4, 1 x2, 1 x1 8 SVD for feature Card Not Present 1x8, 1x4, 1x2, 1x 1x1 1x8 Option B 2x4, 2x2, 2x1 2x8 Option B 2x4, 2x2, 2x2, 2 2x8 Option B 4x4, 4x2, 4x1 1x8, 1x4 1x4, 1x2, 1x1 RSVD RSVD RSVD RSVD RSVD Card Short Hame c16 Option B x8 Option . 1×4 1×2 1×8 1×1 1×16 Single L ninge Gard

Table 2221: Bifurcation for Single Host, Single Upstream-Socket and Single Upstream Link

(BIF[2:0]#=0b000)

Rev0.01

Table 2322: Bifurcation for Single Host, Single Upstream-Socket and Single/Dual Upstream

Single Ho	ost, Single Upst	Single Host, Single Upstream Socket, One or Two Upstream Links	cam Links		1x16, 1x6, 1x4, 1x2, 1 2x8, 2x4, 2x2, 2x1																		
Min Card Card Vidth Hane	Min Card Card Short Fidth Name	Supported Bifurcation Add-in-Card Modes Eacoding PRSMTB[3:0]#		Host	Host Upstream Devices	Upstream Links	Ξ	Reathing Link lave 0 lave 1 lave 2 lave 4 lave 5 lave 6 lave 7 lave 8 lave 9 lave 10 lave 11 lave 12 lave 13 lave 14 lave 15	Lane 0	Lane 1	ane 2 Li	ane 3 La	5 7 7	e 5 la	e 6 Lane	7 Lane	8 Lane 3	9 Lane 1	0 Lane 11	l Lane 12	Lane 13	lane 14	Lane 15
n/a	Mot Prepent	Card Not Propert	061111	1 Host	1 Upstream Socket	1 or 2 Links	00090																
S	1.0	1±8,1×4,1×2,1±1	0b1110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x8	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Lin Lane 4 La	Link O, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	6 F							
SC	1×4	1x4,1x2,1x1	0b1110	1 Host	1 Upstream Socket	1 or 2 Linko	00090	1×4	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, L Lane 2 L	Link 0, Lane 3											
ŝ	<u>8</u>	1x2,1x1	0b1110	1 Host	1 Upstream Socket	1 or 2 Links	00090	1x2	Link O. Lane O	Link 0, Lone 1													
ŝ	1×1	1x1	061110	1 Host	1Upstream Socket	1 or 2 Links	00090	1×1	Link 0. Lane 0														
SC	1x8 Option B	1x8 Option B 2x4, 2x2, 2x1	0b1101	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×8	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, L Lane 2 L		Link 0, Lin Lane 4 La	Link O, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	<u>.</u>							
40	2 x8 Option B	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option B 4 x4, 4 x2, 4 x1	0b1101	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x8	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, L Lane 2 L	Link O, Li Lane 3 La	Link O, Li Lane 4 La	Link O, Lin Lane S Lar	Link 0, Link 0, Lane 6 Lane 7	0, Link 1, 7 Lane 0	. Link1. 0 Lane1	Link 1, Lone 2	Link 1, Lane 3	Link 1. Lone 4	Link 1, Lone 5	Link 1, Lane 6	Link 1, Lane 7
		1x8,1x4	061100	1 Host	1 Upstream Socket	1 or 2 Links		1×8	Link O,	Link 0, 1	-	-	Link 0, Lir		-	ő							
SC	1x8 Option D	2 x4, 1 x8 Option D 4 x2 (First 8 lanes), 4 x1					00000		Lane 0	Lone 1	Lane 2 L	Lane 3 La	Lone 4 Lo	Lane S Lar	Lone 6 Lone 7	-							
		1x16, 1x8, 1x4	0b1100	1 Host	1 Upstream Socket	1 or 2 Links	41 444	1×16	Link 0,		_	_	_				_			_			Link 0,
ţ	1 x16 Option D	2 x0, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lanes), 4 x1					00000		Lane 0	Lone 1	Lane 2 L	Lane 3 La	Lone 4 La	Lane 5 Lar	Lane 6 Lane 7	T Lane 5	C Lane 3	blace 10	II one II	Lane 12	Lone 13	Lane 14	Lone 15
RSVD RSVD	RSVD	RSVD		1 Host	1 Upstream Socket	1 or 2 Links	00090																
SC	2.14	2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	0b1010	1 Host	1 Upstream Socket	1 or 2 Links	00090	1×4	Link 0, Lane 0	Link 0, 1 Lane 1	Link 0, L Lane 2 L	Link 0, Lane 3											
RSVD	RSVD RSVD	RSVD for future x8 encoding 0b1001		1 Host	1 Upstream Socket	1 or 2 Links	00090							$\left \right $									
RSVD	RSVD RSVD	ding	061000	1 Host	1 Upstream Socket	1 or 2 Links	00000																
40	1×16	1x16, 1x8, 1x4, 1x2, 1x1	060111	1 Host	1Upstream Socket	1 or 2 Links	00000	1×16	Link O. Lane O	Link 0, Lone 1			_			0, Link 0, 7 Lana 8	Link 0. blane 3	Link 0. Lone 10	Link 0. D Lane 11	Link 0, Lone 12	Link 0, Lone 13	Link 0. Lane 14	
4C	2 x8 Option A		0b0110	1 Host	1 Upstream Socket	1 or 2 Links	00090	2 x8	Link 0. Lane 0													Link 1. Lane 6	Link 1, Lone 7
ţ	1x16 Option B	1x16 Option B 2x8, 2x4, 2x2, 2x1 1x16 Option B 2x8, 2x4, 2x2, 2x1	060101	1 Host	1 Upstream Socket	1 or 2 Links	00000	1×16	Link 0, Lane 0	Link 0, Lane 1	Link 0, L Lane 2 L	Link 0, Li Lane 3 La	Link 0, Lie Lane 4 La	Link O, Lin Lane 5 Lar	Link 0, Link 0, Lane 6 Lane 7	0, Link 0, 7 Lane 8	r, Linko. B Lanc 3	Link 0, Lane 10	V Link O. D Lane 11	Link 0, Lane 12	Link 0, Lane 13	Link 0, Lane 14	Link 0, Lane 15
ų,	1x16 Option C	1 ± 16, 1 ± 6, 1 ± 6, 1 ± 6, 2 ± 6, 2 ± 6, 2 ± 1 2 ± 6, 2 ± 6, 2 ± 2, 2 ± 1 1 ± 16 Option C 4 ± 24, 4 ± 22, 4 ± 1	000100	1 Host	1 Upstream Socket	1 or 2 Links	00000	1×16	Link O. Lane O	Link 0, 1 Lane 1	Lane 2 L	Link 0, Li Lane 3 La	Link 0, Li Lane 4 La	Link O, Lin Lane S Lar	Link 0, Link 0, Lanc 6 Lanc 7	0, Link 0, 7 Lane 8	Linko. Lane 3	Link 0, Lane 10	, Link O, D Lane 11	Link 0, Lane 12	Link O, Lone 13	Link O. Lane 14	Link O. Lane 15
ų	4 24	4 x4, 4 x2, 4 x1	00011	1 Host	1 Upstream Socket	1 or 2 Links	00090	2×4*	Link 0, Lane 0	Link 0, 1 Lane 1	Link O, L Lane 2 L	Link 0, Lane 3				Link 2, Lane 0	r. Link2, D Lane 1	. Link 2, Lane 2	Link 2, Lane 3				
RSVD RSVD	RSVD	RSVD		1 Host	1Upstream Socket	1 or 2 Links	00000																
RSVD	RSVD RSVD	RSVD		1 Host		1 or 2 Links	00090																
RSVD RSVD	RSVD	RSVD	000000	1 Host	1 Upstream Socket	1 or 2 Links	00000							-	_								

Links (BIF[2:0]#=0b000)



International and	Single Host, Single Upstream Socket, One, Two or Four Upstream Links	Min Supported Bifurcation Card Short Modes Fidth Name	Not Present Card Not Present	1x8,1x4,1x2,1x1 1x8	124,122,121	1x2, 1x1 1x2	1x1 1x1	1x8,1x4,1x2,1x1 1x8 Option B 2x4, 2x2, 2x1	2 x8, 2 x4, 2 x2, 2 x1 2 v8 Oneion R 4 v4 4 v2 4 v1	1 x8, 1 x4 2 x4, 1 x8 Oneiron D 4 x9 (Fisces 8 Isonor) 4 x1	1x16, 1x8, 1x4	2 x0, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lones), 4 x1	RSVD RSVD	2 x4, 2 x2, 2 x1 2 x4 1 x4, 1 x2, 1 x1		HXVU HXVU for future X8 encoding	1x16, 1x6, 1x4, 1x2, 1x1 1x16	2 x8, 2 x4, 2 x2, 2 x1 2 x8 Option A	1x16.1x8,1x4,1x2,1x1 1x16 Option B 2x8, 2x4, 2x2, 2x1	1×16, Defice C, 4×6, 1×6 2×6, 2×6, 2×6, 2×1 1×16, Defice C, 4×4, 4×4, 4×1	4 x 4, 4 x 2, 4 x 1 4 x 4	
$ \frac{1}{10.01} 1$	our Upstream Links	en Add-in-Card Encoding PRSMTB(3:0)#	061111	061110	0b1110	061110	061110	061101	061101	061100	0b1100	4 ×1	-	061010			11090	000110	000101	060100	000011	010040
Interfact the colspan="2" colsp		Host	1 Hodt	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host	1 Host		1 Host	1 Host	1 Host	Hogt	1 Host	1 Host	1 Host	1Host	1 Host	10.00
	1x16, 1x8, 1x4, 1x2, 1 2x8, 2x4, 2x2, 2x1 4x4, 4x2, 4x1	Upstream Derices			1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket		1 Upstream Socket		1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upptream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1 Upstream Socket	1Upstream Socket	11 Increase Social
Intersection Intersection<				1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links			1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	1, 2, or 4 Links	
10.10 10.10 <th< td=""><td></td><td>BIF[2:0] \$</td><td></td><td></td><td></td><td>00000</td><td>00000</td><td></td><td></td><td>00000</td><td></td><td>nnqn</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>00000</td><td></td><td>L</td></th<>		BIF[2:0] \$				00000	00000			00000		nnqn								00000		L
Image: bine bine bine bine bine bine bine bine																						
Inter 1 Inter 1 <t< td=""><td></td><td></td><td></td><td>Link 0. Lone 0</td><td>Link 0. Lane 0</td><td>Link 0, Lane 0</td><td>Link O, Lone O</td><td>Link 0, Lune 0</td><td>Link 0,</td><td>Link 0, Lane 0</td><td>Link O.</td><td>Lane U</td><td></td><td>Link 0, Lone 0</td><td>T</td><td></td><td>Link 0. Lone 0</td><td>Link 0, Lane 0</td><td>Link O, Lone O</td><td>Link 0, Lune 0</td><td>Link O, Lone O</td><td>t</td></t<>				Link 0. Lone 0	Link 0. Lane 0	Link 0, Lane 0	Link O, Lone O	Link 0, Lune 0	Link 0,	Link 0, Lane 0	Link O.	Lane U		Link 0, Lone 0	T		Link 0. Lone 0	Link 0, Lane 0	Link O, Lone O	Link 0, Lune 0	Link O, Lone O	t
1 1		Lae 1			<u> </u>	Link 0, Lane 1					-				Ħ	+	_				_	f
Observation		ane 2 Li							-		-					+	_					
Inter 3 Inter 4 Inter 5 Inter 6 Inter 7 Inter 6 Inter 7 Inter 7 <t< td=""><td></td><td>1</td><td>f</td><td><u> </u></td><td>ink 0, ane 3</td><td></td><td></td><td></td><td>-</td><td>-</td><td>-</td><td></td><td></td><td></td><td></td><td>+</td><td>_</td><td>_</td><td></td><td></td><td></td><td></td></t<>		1	f	<u> </u>	ink 0, ane 3				-	-	-					+	_	_				
Orbit Orbit <th< td=""><td></td><td></td><td></td><td></td><td></td><td>\vdash</td><td></td><td></td><td>-</td><td></td><td>-</td><td></td><td>\vdash</td><td></td><td></td><td>+</td><td></td><td></td><td></td><td></td><td></td><td></td></th<>						\vdash			-		-		\vdash			+						
Lase 12 Link (Lond 1 Lond 2 Lond 4 Lond 4 L		1 1 1 1		<u> </u>				_	-		-	_	\vdash			+	_			<u> </u>	-	
Lase 12 Link (Lond L Link 2 Link 4 Link 4 L		1 9 1				\vdash			-	-	-	_	\vdash		+	+	_					
Lase 12 Link (Lond L Link 2 Link 4 Link 4 L				k 0.				k 0. ve 7		k 0.	_			k1. 103		+	_					
Link (Link (Lonk 4 Link 2 Link 4 Link 4 Li		e 8 Lane							-		-	_			_	+	_					
Lase 12 Link 1 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 4 Lone 4 L		9 Late							-	-	-					+				_		
Lase 12 Link 1 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 2 Lone 4 Lone 4 L		1							_							+	_					
last filmer and the second sec		1 Lane 1							-	-	-	_				+	_	_			_	
Land G		2 Lane 13														+	_					
		Lane 14							-							+	_					

Table 2423: Bifurcation for Single Host, Single Upstream Socket and Single/Dual/Quad

Rev0.01

Table 2524: Bifurcation for Single Host, Dual Upstream-Sockets and Dual Upstream Links

Market beside Market b	Single Host,	Two Upstree	Single Host, Two Upstream Sockets, Two Upstream Links			1x8,1x4,1x2,1x1 2x8,2x4,2x2,2x1																		
Ni. Method Met	12	and Sharp	Supported Bifurcation	Add-in-Card			-	BIF[2:0]																
	Vidth III			PRSNTB(3:0)#		Upstream Devices	Links		Resulting Link	Lane 0	Lane 1 La	ne 2 La	se 3 Lane	A Land	5 Lane	6 Lane 7	Lane 8	Lane 3	Lane 10	Lane 11	Lane 12	Lane 13	lane 14	ane 15
			Card Not Propert	061111	1 Host	2 Upstream Sockets	2 Linko	0b001			_	_	-	_	_	_								
	2 2	1×8	1x8, 1x4, 1x2, 1x1	0b1 110	1 Host	2 Upstream Sockets	2 Linko	10090	1±8 [Socket 0 only]	Link 0. Lane 0	_	_	_	_	_	_								
$ \frac{1}{10} \frac{1}{10}$	8	1 2 4	1x4, 1x2, 1x1	0b1 110	1 Host	2 Upstream Sockets	2 Links	0000	1 z4 (Socket 0 only)	Link 0. Lane 0		-	0.0											
$ \frac{1}{10} \frac{1}{10}$	2	ž	1x2, 1x1	0b1 110	1 Host	2 Upptream Sockets	2 Linko	10090	1±2 [Socket 0 only]	Link 0, Lane 0														
$ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	2 2	1x1	1x1	0b1110	1 Host	2 Upstream Sockets	2 Linko	00001	1x1 (Socket 0 only)	Link O, Lane O														
2 2		cô Option B	1x8, 1x4, 1x2, 1x1 2x4, 2x2, 2x1	061101	1 Host	2 Upstream Sockets	2 Linko	10090	1x8 (Socket 0 only)	Link 0. Lune 0					<u> </u>									
$ \frac{10.14}{100000000000000000000000000000000000$		x8 Option B	2 x6, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	0b1101	1 Host	2 Upstream Sockets	2 Linko	10090	2 x8	Link 0, Lane 0	-	-		_	_	_		_	_	_	Link (Lane 4	Link 1, Lone 5	Link 1. Lane 6	Link 1. Lone 7
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			1×6, 1×4	0b1100	1 Host	2 Upstream Sockets	2 Linko		1x8	Link 0.		-	-	_	-	-								
$ \frac{1}{10} \left(\frac{1}{10} \left(\frac{1}{10} \right) \left(\frac{1}{10} $		t8 Option D	2 x4. 4 x2 (First 8 lanes), 4 x1					Innan	[Socket U only]	Lane U		_											_	
			1x16, 1x8, 1x4	0b1100	1 Host	2 Upstream Sockets	2 Linko		2 x8	Link 0.		_	-	_	_	_		_	_	Link 1	Link t	Link 1.	Link 1.	Link 1.
	11	16 Option D	2 x0, 2 x4, 4 x4, 4 x2 (First 8 lanes), 4 x1					Innan		Lane U			_							Lane 3	Lanc 4	Calle C	g aue p	Lane f
$ \frac{1}{10} = \frac{1}{10}$	R\$VD R\$		RSVD	061011	1 Host	2 Upstream Sockets	2 Links	05001																
$ \begin{array}{[c] c] c$	20		2 x4, 2 x2, 2 x1 1 x4, 1 x2, 1 x1	0b1010	1 Host	2 Upstream Sockets	2 Linko	00001	1 z4 [Socket 0 only]	Link O, Lone O			0.0											
$ \begin{array}{[c] c] c$	RSVD R		BSVD for future x8 encoding	061001	1 Host	2 Upstream Sockets	2 Links	00001																
$ \frac{16}{16} = 10, 16, 16, 16, 16, 11 \\ 16, 16, 16, 16, 16, 16, 16, 16, 16, 16,$	RSVD R		RSVD for future x8 encoding		1 Host	2 Upptream Sockets	2 Linko	00001																
2000mm 2000mm Res 2000mm 2000mm <th>40</th> <td>1 x16</td> <td>1x16, 1x8, 1x4, 1x2, 1x1</td> <th>060111</th> <td>1 Host</td> <td>2 Upstream Sockets</td> <td>2 Links</td> <td>00001</td> <td>1±8 (Socket 0 only)</td> <td>Link 0, Lane 0</td> <td></td>	40	1 x16	1x16, 1x8, 1x4, 1x2, 1x1	060111	1 Host	2 Upstream Sockets	2 Links	00001	1±8 (Socket 0 only)	Link 0, Lane 0														
$ \frac{1}{1000} \frac{1}{100$		x8 Option A		060110	1 Host	2 Upstream Sockets	2 Linko	00001	2 x8	Link 0, Lane 0			_							Link 1, Lane 3	Link t. Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lone 7
No.16.16.1.1 0000 Then 2 Uperand Solution 2 Uperad 2 Uperad 2 Uper	4C	tt6 Option B	1x16, 1x8, 1x4, 1x2, 1x1 2x8, 2x4, 2x2, 2x1	0b0 101	1 Host	2 Upstream Sockets	2 Linko	00001	2 x8	Link O, Lane O											Link 1. Lane 4	Link 1, Lone 5	Link 1, Lane 6	Link 1. Lane 7
4 4.4.4.2.41 06001 119c1 20pmmb6de 2.14 06001 2.44 0.40 100.2 0.40 100.2 <t< td=""><th></th><td>tf6 Option C</td><td>1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1</td><th>060100</th><td>1 Host</td><td>2 Upstream Sockets</td><td>2 Links</td><td>00001</td><td>218</td><td>Link O, Lone O</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Link 1, Lane 3</td><td>Link 1. Lone 4</td><td>Link 1, Lone 5</td><td>Link 1, Lano 6</td><td>Link 1. Lone 7</td></t<>		tf6 Option C	1 x16, 1 x8, 1 x4 2 x8, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1	060100	1 Host	2 Upstream Sockets	2 Links	00001	218	Link O, Lone O										Link 1, Lane 3	Link 1. Lone 4	Link 1, Lone 5	Link 1, Lano 6	Link 1. Lone 7
RSVD D60000 Htest 2 Uptream Society 2 Liakz 0.001 RSVD 00.001 Htest 2 Uptream Society 2 Liakz 0.001 RSVD 00.001 Htest 2 Uptream Society 2 Liakz 0.001 RSVD 00.001 Htest 2 Uptream Society 2 Liakz 0.001 RSVD 00.001 Htest 2 Uptream Society 2 Liakz 0.001	ų	4 x4	4 x4, 4 x2, 4 x1	060 011	1 Host	2 Upstream Sockets	2 Linko		2 x4 (EP 0 and 2 only)	-			80 80				Link 2, Lone 0		-	Link 2, Lane 3				
RSVD 0b0001 1 Most 2 Upstream Societe 2 Linke RSVD 0b0000 1 Most 2 Upstream Societe 2 Linke	R\$VD R\$		RSVD	060010	1 Host	2 Upstream Sockets	2 Links	05001																
RSVD 060000 1 Host 2 Upstream Sockets 2 Links	RSVD Rt		RSVD	0b0 001	1 Host		2 Linko	00001																
	RSVD R		RSVD	000000	1 Host		2 Links	00001			-	_												

(BIF[2:0]#=0b001)



Table 2625: Bifurcation for Single Host, Four Upstream-Sockets and Dual Upstream Links

ane I Link 3, Link 3, Lone 3 Link 3, Lone 3 Link 3. Lone 3 Lane 12 Lane 13 Lane 14 Link 3, Lane 2 Link 3, Lane 2 Link 3, Lane 2 Link 3, Lane 2 Link 3, Link 3, Lone 1 Link 3, Lane 1 Link 3, Lane 1 Link 3, Lane 0 Link 3, Lone 0 Link 3, Lane 0 Link 3, Lane 0 Lane 11 Link 2, Lune 3 Link 2, Lane 3 Link 2, Link 2, Link 2, Link 2, Link 2, Link 2, Lane 3 Lane 3 Lane 10 Link 2, Lone 2 Link 2, Lane 2 Link 2, Lane 2 Lane 2 Link 2, Link 2, Lone 2 Link 2, Lune 1 Link 2, Lane 1 Link 2, Lane 1 Lane 1 Lane 1 Lane 1 Lane 8 Link 2, Lone 0 Link 2, Lone 0 Link 2, Lane 0 Lane 0 Link 2, Lane 0 Lane 7 Link f. Lane 3 Link f. Link 1. Link 1. Lane 3 Link 1. Lone 3 Link t Link 1. Lone 3 ¥. Lane 6 Link 1, Lane 2 Lane 2 Lane 2 Lane 2 Lane 2 Link 1, Lane 2 Link 1, Lane 2 Link 1, Lane 2 Lane 5 Link 1, Lane 1 Lane 1 Lane 1 Lane 1 Link 1, Lone 1 Link 1, Lone 1 Link 1, Lane 1 ane Link 1. Lane 0 Lane 0 Lane 0 Lane 0 Link 1. Lane 0 Link 1. Lane 0 Link1 Link 0, Lane 3 Link 0, Lane 3 Lane 3 Lane 3 Link 0, Lane 3 Lane 3 Lane 3 Link 0, Lane 3 Link 0, Link O, Lune 3 Lane 2 Link 0, Lane 2 Link 0, Lane 2 Link 0, Lone 2 Lone 2 Link 0, Lone 2 Link 0, Lane 2 Link 0, Lone 2 Lone 2 Link 0, Lone 2 Lone 2 Lone 2 Link O. Lone 2 Lane 1 Link 0, Link 0, Link 0, Lane 1 Lane 1 Link 0, Lane 1 Lane 1 Lane 1 Lane 1 Link 0, Lane 1 Link 0, Lane 1 Link 0, Lane 1 Lane 1 Lane 1 Lane 1 Lane 1 Link 0, Lane 1 ane 0 Link 0, Lane 0 Lank 0, Lane 0 Link 0, Link 0 Link 0, Lane 0 Link 0, Lane 0 Link 0, Lane 0 Lane 0 Link 0, Lone 0 [Socket 0 only] 2 x4 1 only) 4 x 4 2 x4 5 ×1 0cket 0 & 2 2 x4 0cket 0 & 2 4 x4 4 × 4 0000 4 Linke 0b010 4 Linke 0b010 4 Linke 0b010 06010 06010 06010 06010 3IF[2:0] 0b010 00010 00010 00010 0b.010 4 Links 4 Links Upstream Links 4 Links 4 Links d Linko d Linko d Linko 4 Links 4 Linko 4 Linko 4 Links 4 Links 4 Linko 4 Linko 4 Linko 4 Links 1Host 4 Upstream Sockets 1Host 4 Upstream Sockets Upstream Derices 4 Upstream Sockets 4 Hostenen Sockets ockets 4 Upstream Sockets 4 Upstream Sockets ocketo 4 Upstream Sockets 4 x4, 4 x2, 4x1 4 Upstream S 1Host 4 Uppercom 1Host 4 Uppercom 4 Upptream 4 Upstream 4 Upstream 4 Upptream 1Host 4 Upstream 1Host 4 Upstream 4 Upstream Host 1 Host 1 Host 1 Host 1 Host 1 Host Host 1 Host 1 Host 1 Host 1 Host Host Add-in-Ca Encoding PRSNTB[30 0b1110 0b1110 061001 061000 060111 060110 061110 061101 061101 061101 061011 061010 000101 060010 060001 61100 0100 00011 6110 2.30 UPDION A 11/16, 11/6, 11/6, 11/2, 11/1 11/16 Option B 2.46, 2.44, 2.42, 2.41 2.46, 2.44, 2.24, 2.24 11/16 Option C 4.24, 4.22, 4.11 4.84, 4.22, 4.11 eam Sockets, Four Upstree Supported Bifurcat Modes Card Not Propent 1x8, 1x4, 1x2, 1x 1x4, 1x2, 1x1 x2, 1x1 x8 Option A Card Short Name 4 x4 BSVD 1×4 5X 1×8 Four Up

Single H Card

(BIF[2:0]#=0b010)

Rev0.01

Table 2726: Bifurcation for Dual Host, Dual Upstream-Sockets and Dual Upstream Links

Dual Host, T	Two Upstream	Dual Host, Two Upetream Sockets, Two Upstream Links			2 x8, 2 x4, 2 ±2, 2 x1																		
C N	Min Card Card Short	Supported Bifurcation Add-in-Card Modes Encoding	Add-in-Card Encoding			Upstream	BIF[2:0]																
Vidth Name			PRSMTB[3:0]#	Host	Upstream Devices	Links		Resulting Link Lanc 0 Lanc 1 Lanc 2 Lanc 3 Lanc 4 Lanc 5 Lanc 5 Lanc 7 Lanc 8 Lanc 9 Lanc 10 Lanc 12 Lanc 12 Lanc 14 Lanc 15 Lanc	Lane 0	Lane 1 L	ane 2 La	se 3 Las	e 4 Las	e 5 Lane	6 Lane	7 Lane 5	Lane ?	B Lane 10	Lane 11	Lane 12	Lane 13	Lane 14	Lane 15
n/a No	Mot Present	Card Not Prosent	0b1111	2 Host	2 Host 2 Upstream Sockets	2 Links	0b101			_	_	_			_								
20	1x8	1x8,1x4,1x2,1x1	0b1110	2 Host	2 Upstream Sockets	2 Links	06101	1×8 (Host 0 osle)	Link 0, Lane 0	Link 0, L Lane 1 L	Link O, Lin Lane 2 Lai	Link 0, Lin Lone 3 Lon	Link O, Link Lane 4 Lan	Link 0, Link 0, Lane 5 Lane 6	0, Link 0, 6 Lane 7								
		1x4, 1x2, 1x1	0b1110	2 Host	2 Upstream Sockets	2 Links	Oktor	1×4	Link 0.	-			-		-								
SC	1 x 4						10100	(Host 0 only)	Lane 0	_	Lane 2 Lar	Lone 3											
50	122	1x2, 1x1	0b1110	2 Host	2 Upstream Sockets	2 Linko	06101	1 x2 [Host 0 only]	Link 0, Lane 0	Link 0, Lane 1													
SC	1x1	1x1	061 110	2 Host	2 Upstream Sockets	2 Linko	06101	1×1 (Host 0 only)	Link 0. Lane 0														
2C 1×	x8 Option B	1x8,1x4,1x2,1x1 1x8 Option B 2x4,2x2,2x1	061101	2 Host	2 Upstream Sockets	2 Links	06101	1×8 [Host 0 only]	Link 0. Lane 0	Link 0, L Lone 1 L	Link O, Lin Lane 2 La	Link O, Lin Lone 3 Lan	Link O, Link Lans 4 Lan	Link 0, Link 0, Lone 5 Lone 6	0. Link 0. 6 Lane 7								
4C 2×	x8 Option B	2 x8 Option B 4 x4, 4 x2, 4 x1	0b1 101	2 Host	2 Upstream Sockets	2 Links	06101	2×6	Link 0. Lane 0	-	Link O, Lin Lane 2 La				-	Link 1, Lone 0	Link 1. Lane 1	Link 1. Lone 2	Link 1, Lone 3	Link 1, Lane 4	Link 1, Lone 5	Link 1. Lane 6	Link 1. Lone 7
		1x8,1x4	0b1100	2 Host	2 Upstream Sockets	2 Linko		1×8	Link O.	-	-	-	-	-	-								
2C 1×	x8 Option D	2 x4, 1 x8 Option D 4 x2 (First 8 lanes), 4 x1					06101	(Host 0 only)	Lane 0	Lane 1 L	Lane 2 La	Lane 3 Lan	Lane 4 Lan	Lane 5 Lane 6	6 Lane 7	_							
		1x16,1x8,1x4	0b1100	2 Host	2 Upstream Sockets	2 Links		2 x8	Link 0,		-	_	-	Link 0, Link 0,	-	-	_	_	_	_	Link 1,	Link 1,	Link 1,
4C 1×	cf6 Option D	2 x8, 2 x4, 1 x16 Option D 4 x4, 4 x2 (First 8 lones), 4 x1					06101		Lane 0	Lane 1 L	Lane 2 La	Lane 3 Lan	Lane 4 Lan	Lane 5 Lane	6 Lane 7	Lone 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	Lone 7
RSVD RSVD	SVD	RSVD	061011	2 Host	2 Upstream Sockets	2 Links	06101																
ç	2 4 4	2 x4, 2 x2, 2 x1 1 v4 1 v2 1 v1	0b1 010	2 Host	2 Upstream Sockets	2 Links	06101	1 x4 (Hore () onlo)	Link 0. Lanc 0	Link 0, L	Link 0, Lin	Link 0, Lane 3											
ę	RSVD	re x8 encoding	0b1001	2 Host	2 Upstream Sockets	2 Links	06101				-												
RSVD RSVD	SVD	RSVD for future x8 encoding 0b1000	0b1000	2 Host	2 Upstream Sockets	2 Linko	06101																
4C	1×16	1x16, 1x8, 1x4, 1x2, 1x1	000111	2 Host	2 Upstream Sockets	2 Links	06101	1 x8 (Host 0 only)	Link 0, Lane 0	Link 0, L Lone 1 L	Link O, Lin Lane 2 La	Link 0, Lin Lane 3 Lan	Link 0, Link Lane 4 Lan	Link 0, Link 0, Lane 5 Lane 6	0, Link 0, 6 Lane 7								
4C 2x	2 x8 Option A	2 x8, 2 x4, 2 x2, 2 x1	060110	2 Host	2 Upstream Sockets	2 Linko	06101	2×8	Link 0. Lane 0	Link 0, L Lane 1 L	Link O, Lin Lane 2 La	Link 0, Lin Lane 3 Lan		Link 0, Link 0, Lane 5 Lane 6	0, Link 0, 6 Lane 7	Link 1, Lane 0	Link 1, Lane 1	Link (Lane 2	Link 1, Lane 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lane 6	Link 1, Lane 7
4C 1x	ct6 Option B	1x16.0ption B 2x6, 2x4, 2x2, 2x1 1x16.0ption B 2x6, 2x4, 2x2, 2x1	0b0101	2 Host	2 Upstream Sockets	2 Linko	06101	2 x8	Link 0, Lane 0	Link 0, L Lane 1 L	Link O, Lin Lane 2 Lai	Link 0, Lin Lane 3 Lan	Link O, Link Lane 4 Lan	Link 0, Link 0, Lane 5 Lane 6	0, Link 0, 6 Lane 7	Link 1, Lone 0	Link 1, Lane 1	Link 1. Lane 2	Link 1, Lone 3	Link 1, Lane 4	Link 1, Lane 5	Link 1, Lanc 6	Link 1, Lane 7
¢U	d6 Ontion C	1 x16, 1 x8, 1 x4 2 x6, 2 x4, 2 x2, 2 x1 1 x16, Destrice C, 4 x4, 4 x2, 4 x1	0001000	2 Host	2 Upstream Sockets	2 Links	06101	2 x8	Link O. Lane O	Link O, L Lone 1 L	Link O, Lin Lane 2 La	Link O, Lin Lane 3 Lan	Link O, Link Lane 4 Lan	Link 0, Link 0, Lane 5	0, Link 0, 6 Lano 7	Link 1, Lone 0	Link 1, Lane 1	Link 1. Lone 2	Link 1, Lune 3	Link 1. Lone 4	Link 1, Lone 5	Link 1, Lano 6	Link 1, Lone 7
	4 24	4 x4, 4 x2, 4 x1	060 011	2 Host	2 Upstream Sockets	2 Links	06101	2 x4 (EP 0 and 2 only)	Link 0, Lane 0	Link 0, L Lane 1 L	Link O, Lin Lane 2 La	Link 0, Lane 3				Link 1, Lane 0	Link 1, Lane 1	Link 1. Lone 2	Link 1, Lone 3				
RSVD RS		RSVD	060010	2 Host	2 Upstream Sockets	2 Links	06101																
RSVD RSVD		RSVD	0b0 001	2 Host	2 Host 2 Upstream Sockets	2 Linko	06101								_								
RSVD RSVD		RSVD	000000	2 Host	2 Upstream Sockets	2 Links	06101																

(BIF[2:0]#=0b101)



Table 2827: Bifurcation for Quad Host, Quad Upstream-Sockets and Quad Upstream Links

(BIF[2:0]#=0b110) Lane 5 Lane 6 Lane 7 Lane 8 Lane 9 Lane 10 Lane 11 Lane 12 Lane 13 Lane 14 Lane 15 Link 3, Lane 3 Link 3, Lane 3 Link 3, Line 3 Link 3, Line 3 Link 3, Lane 2 Link 3, Lane 2 Link 3, Lane 2 Link 3, Lane 2 Link 3, Lane 1 Link 3, Lane 1 Link 3, Lane 1 Link 3, Lone 1 Link 3, Lanc 0 Link 3, Lane 0 Link 2, Lane 3 Link 2, Lane 3 Link 1, Lane 3 Link 1, Lane 3 Link 2, Lane 3 Link 2, Line 3 Link 2, Lane 2 Link 1, Lane 2 Link 1, Lane 2 Link 2, Lane 2 Link 2, Lone 2 Link 2, Lane 1 Link 1, Lsne 1 Link 1, Lsne 1 Link 2, Lsne 1 Link 2. Lane 1 Link 2, Lane 0 Link 2, Lane 0 Link 1, Lane 0 Link 2, Lane 0 Lane 0 Link 2, Lone 0 Link 1, Lane 3 Link 1, Lane 3 Lane 3 Lane 3 Lane 3 Lane 3 Link 1, Lane 3 Link 1, Lane 3 Link 1. Jane 3 Link 1, Lane 2 Link 1, Link 1, Link 1, Link 1, Line 2 Line 2 Link 1. Lane 2 Link 1, Lane 2 Link 1 Link 1, Lone 1 Link 1, Link 1, Lone 1 Link 1. Lone 1 Link 1. Lone 1 Link 1. Lone 1 lane 4 Link 1, Lanc 0 Link 1. Link 1. Link 1. Link 1. Link 1. Link 0. Link 1, Lane 0 Link 1, Lone 0 Link (Lane 3 Link 0, Lane 3 Link 0, Lane 3 Link 0, Line 3 Line 3 Line 3 Line 3 Line 3 Link 0, Lane 3 Link 0, Lane 3 Link 0, Line 3 Link 0, Link 0, Link 0, Link 0, Link 0, Link 0, Lane 3 Lane 2 Link 0, Lane 2 Lane 2 Link 0, Link 0, Link 0, Link 0, Link 2, Link O, Lane 2 Link 0, Lane 2 Link 0, Link 0, Link 0, Link 0 Link 0 Link 0 Lane 1 Link 0, Link 0, Link 0, Lane 1 Lane 1 Link 0, Lane 1 Lane 1 Link 0, Lane 1 Link 0, Lane 1 Link 0, Lane 1 Link 0, Lane 1 Lane 1 Lane 1 Link 0, Link 0, Lane 1 Link 0, Lone 1 Lase 0 Link 0, Link 0, Lase 0 Lase 0 Link 0, Lase 0 Link 0, Lone 0 Link 0, Lane 0 Link 0, Lane 0 0b110 0b110 0b110 0b110
 4 Host
 4 Upstream Sockets
 4 Links
 0b110

 4 Host
 4 Upstream Sockets
 4 Links
 0b100

 4 Host
 4 Upstream Sockets
 4 Links
 0b100
 09110 06110 06110 06110 4 Host 4 Upstream Sockets 4 Links 4 Host 4 Upstream Sockets 4 Links . Links 4 Links 4 Links 4 Host 4 Upstream S 4 Host 4 Upstream S Host Upst 4 Host 4 Up Host Add-in-Card Encoding 0b1110 0b1101 0b1101 b1100 0b1011 0b1001 0b1000 0b1111 000101 8 0110q0 01110
 4.20
 [Fleret 8] have), 4.41

 1.70, 1.74, 1.74
 0

 1.70, 1.74, 1.74
 0

 2.65, 2.84
 0

 1.84, 4.25
 0

 1.84, 4.22
 0

 1.84, 4.22
 0

 1.84, 4.22
 0

 1.85, V.5
 0

 1.84, 1.22, 1.14
 0

 1.82, V.5
 1.84, 1.82, 1.81, 1.84, 1.82, 1.84

 1.82, V.164 Haves 45 exceeding 0
 0

 1.82, V.164 Haves 45 exceeding 0
 0

 1.85, V.164 Haves 45 exceeding 0
 1.85, 1.85, 1.84, 1.83, 1.81, 1.81, 1.84, 1.84, 1.83, 1.81
 110 Option E 214, 214, 112, 1141 2140 Option E 214, 212, 211 2140 Option E 414, 42, 411 2140, 114 2140, 114 1 x16, 1 x8, 1 x4, 1 x2, 1 2 x8, 2 x4, 2 x2, 2 x1 1 x16, 1 x6, 1 x4 2 x6, 2 x4, 2 x2, 2 x1 4 x4, 4 x2, 4 x1 4 x4, 4 x2, 4 x1 x8.1x4,1x2, 1×4, 1×2, 1×1 m Socket Suppor Modes Canad Host, Four Upstream Mia Canad Canad * Mis 2 x4 RSVD 2 x8 Option A 4 ×4 RSVD 1×4 1×2 1 x16 Option 1×8 1×16

Open Compute Project • NIC • 3.0

Rev0.01

Table 2928: Bifurcation for Quad Host, Quad Upstream-Sockets and Quad Upstream Links

(BIF[2:0]#=0b110) Lane 4 Lane 5 Lane 6 Lane 7 Lane 8 Lane 9 Lane 10 Lane 11 Lane 12 Lane 13 Lane 14 Lane 15 Link 1, Lane 1 Lane 1 Lane 2, Lane 1 Link 1, Lane 0 Link 1, Link 2, Link 2, Lane 0 Link 3, Lane 1 Link 3, Lane 1 Link 3, Lane 0 Link 3, Lane 0 Link 2, Lone 1 Link 2, Lane 1 Link 2, Lane 0 Link 2, Lone 0 ink t Lane 3 Link 1, Lane 1 Link 1, Lane 1 Link 1. Lane 1 Lane 1 Link 1. Lane 1 Lane 1 Lane 2 Link 1, Lane 0 Link 1, Lane 0 Link 1, Lane 0 Lane 0 Link 1, Lane 0 ī .ink 0, Lane 1 Lane 1 Lane 1 Lane 1 Link 0, Lane 1 Link 0. Ink O Ink O Ink O Lane O Link O, Link O, Lane O Link 0, Lane 0 Link 0, 06111 06111 0b111 0b111 06111 0b111 06111 06111 06111 4/8 Host 4/8 Host Add-inb0101 1101 b1101 100 8 0b1011 b1001 b1000 0110 0011 1110 1 ±16, 1 × 8, 1 ±4, 1 × 2, 1 × 1 2 ±8, 2 × 4, 2 ±2, 2 × 1 1 ±16, 1 × 8, 1 ±4 , 2 x2, 2 x1 , 1 x2, 1 x1 x4, 1x8, 1 Short

http://opencompute.org

91



3.9 Power Capacity and Power Delivery

There are four permissible power states: AC Power Off, Management (FRU Only Mode), Aux Power Mode (S5), and Main Power Mode (S0). The transition of these states is shown in Figure 29. The main/aux power domains are switched on the baseboard and uses the power pins defined in Table 11. For each of these states, tThe max available power envelopes for each of these states are defined in Table 30.are defined as follows:






Table 3029: Power Envelopes

Power State	Max	Power	Notes
AC Power Off	0W		AC power removed; board off
Management (FRU only mode)	TBD	1W	Used only for board identification
			purposes.
Aux Power Mode (S5)	35W		
Main Power Mode (S0)	79.2	W	Add-in card may use up to the 79.2W
			limit per connector. The connector is
			derated 1.1A of current per pin (6 pins
			total) for a 30degC rise in the
			thermoplastic connector shell.

Field Code Changed

Commented [TN20]: 25W (?) – align with PCIe CEM. Table 4-1.





3.9.1 AC Power Off

In AC power off mode, all power delivery has been turned off or disconnected from the baseboard.

3.9.2 Management (FRU Only Mode)

In the Management (FRU Only Mode), only +3.3V Aux is available for powering up management only functions. FRU accesses are only allowed in this mode.

3.9.3 Aux Power Mode (S5)

In Aux Power Mode provides both +3.3V Aux as well as +12V Aux is available. +12V Aux may be used to deliver power to the add-in card, but only up to the Aux budget of 35W.

3.9.4 Main Power Mode (S0)

In Main Power Mode provides both +3.3V and +12V (Main) across the OCP connector. The add-in card operates in full capacity. Up to 79.2W may be delivered on +12V, and 3.63W or the +3.3V pins.

3.10 Add-in Card Input Capacitance

The baseboard provides 3.3Vaux and 12Vaux/main to both the Primary and Secondary connectors. The rail requirements are leveraged from the PCIe CEM 4.0 specification. For OCP NIC 3.0 cards, the requirements are as follows:

Table 31: Power Supply Rail Requirements

Commented [NT21]: Per Jia:

What is the expectation of NIC in this mode? Is the NIC expected to respond to NC-SI command?

Some NIC may need core powered to run management FW, and the core power rail could be from VR under P12V_AUX

http://opencompute.org



Power Rail	35W (Aux Only Mode)	79.2W (Main Power Mode)
3.3Vaux		
Voltage Tolerance	<u>±9% (max)</u>	<u>±9% (max)</u>
Supply Current	<u>1.1A (max)</u>	<u>1.1A (max)</u>
Capacitive Load	<u>150µF (max)</u>	<u>150µF (max)</u>
<u>12V</u>		
Voltage Tolerance	<u>±8% (max)</u>	<u>±8% (max)</u>
Supply Current	2.92A (max)	<u>6.6A (max)</u>
Capacitive Load	<u>2000µF (max)</u>	<u>2000µF (max)</u>

3.11 Hot Swap Considerations for 12V and 3.3V Rails

For baseboards that support system hot (powered on) add-in card insertions and extractions, the system implementer shall consider the use of hotswap controllers on both the 12Vmain/aux and 3.3Vaux pins to prevent damage to the baseboard or the add-in card. Hotswap controllers help with in-rush current limiting while also providing overcurrent protection, undervoltage and overvoltage protection capabilities.

The hotswap controller may gate the 12Vmain/aux and 3.3Vmain/aux based on the PRSNTB[3:0]# value. Per Section 3.6.3, a card is present in the system when the encoded value is not 0b1111. The PRSNTB[3:0]# can be AND'ed together and connected to the hotswap controller to accomplish this result. Per the OCP NIC 3.0 mechanical definition (Section XXX), the present pins are short pins and engage only when the card is positively seated.


Baseboards that do not support hot insertion, or hot extractions may opt to not implement these features. Power

3.103.12 **Power** Sequence Timing Requirements

The following figure shows the power sequence of <u>PRSNTB[3:0]#, 3:3V/</u>3:3V<u>AUXaux</u>, 12V<u>Main/Auxaux/12Vmain</u> relative to PWRDIS, <u>BIF[2:0]#</u>, PERSTn*, the add-in card power ramp and NIC_PWR_GOOD.

Open Compute Project • NIC • 3.0





Commented [TN22]: What is the 12V/3.3V timing for within tolerance to PWRDIS deassertion?

Table <u>32</u>30: Power Sequencing Parameters



Parameter	Value	Units	Description
Name			
<u>T_{ss}</u>	20	ms	Max time between system 3.3Vaux and 12Vaux/main ramp
			to power stable.
TAUXVALID	>1	ms	Min time between 3.3Vaux valid to PWRDIS assertion.
T _{BIFVALID}	>1	ms	Min time between BIF[2:0]# valid to PWRDIS assertion. The
			BIF[2:0]# value sets the add-in card bifurcation mode (if
			applicable)
T _{PL}	</td <td>ms</td> <td>Max time between the NIC payload power ramp to</td>	ms	Max time between the NIC payload power ramp to
			NIC_PWR_GOOD assertion
<u>T</u> _{PVPERL}	>100	<u>ms</u>	Max time between PWRDIS deassertion and PERST#
			deassertion. This value is from the PCIe CEM Specification,
			<u>Rev 4.0.</u>

4 Management

4.1 SMBus Interface

The SMBus provides manageability of the add-in card.

4.2 NC-SI Sideband Interface

4.2.1 NC-SI addressing and Arb#

4.3 MAC Address Requirement

4.4 FRU EEPROM

4.4.1 Minimum EEPROM Size

4.4.2 Addressing(TBD) EEPROM Map Definition

Editor's note [TN, 20171208]: the EEPROM map definition should include the card power class (e.g. be able to identify the max power required for 12V to the baseboard). This allows

Rev0.01

the baseboard to intelligently enable/disable the card based on the available baseboard power budget.

4.4.3 EEPROM Addressing (TBD)

- 4.5 FW Requirement (TBD)
- 4.6 Thermal Reporting Interface



5 Data Network Requirement

5.1 Network Booting (collect view from OEMs and hyperscale)

Mezzanine NIC shall support network booting in uEFI system environment. Mezzanine NIC shall support both IPv4 and IPv6 network booting.

Rev0.01

6 Routing Guidelines and Signal Integrity Considerations

6.1 NC-SI Over RBT

Min Length: 2" Max length: 4" Impedance: 50 Ohm single ended

7 Thermal and Environmental

7.1 Environmental Requirements

The specific environment requirement is removed to allow the adoption of OCP Mezzanine NIC in systems with very different thermal requirement and boundary condition.

This Mezzanine card shall meet the same environmental requirements specified in the OCP systems that the Mezzanine card is in. The OCP system that uses OCP Mezzanine card shall define air flow direction, inlet air temperature, air flow (or speed) to the local area where Mezzanine card is at, and simulation boundary.

7.1.1 Thermal Simulation Boundary Example

Placeholder for Thermal Simulation Method. Using Facebook Intel® Motherboard V3.0 as example. Not covered by this update.

7.2 Shock & Vibration

This Mezzanine card shall meet the same shock & vibration requirements specified in updated Facebook OCP Intel® Motherboard V2.0 and V3.0 Design Specification.

7.3 Regulation

This Mezzanine card shall meet CE, CB, FCC Class A, WEEE, ROHS requirements.



8 Revision History

Author	Description	Revision	Date
Thomas Ng	Initial draft	0.1	12/xx/2017