




**OPEN**  
Compute Project®



# OCP OAI Group Monthly Call

07102019

# Agenda

- JDA Group updates
- OAM Spec v1.0 release candidate review
- OAM Reference System Design proposals update
- UBB Status Update
- UBB/Reference system Schedule
- Next Steps

# JDA Group Update

- Group members
- UBB Spec lockdown meeting in Beijing



## UBB Spec Lock Down Meeting in Beijing

6/26-6/27/2019

# OAM Spec v1.0 Candidate Ready to Release


- Pin list
- Pin Map
- OAM specification

# Add PWRRDT#[1:0] on Conn1

PWRRDT#[1:0]	Input	<p>Power Reduction GPIO to instruct Oam to go certain stage to reduce power</p> <p>11 - default state L0, normal power</p> <p>10 - L1, 1st level power reduction.</p> <p>01 - L2, 2nd level power reduction.</p> <p>00 - L3, max power reduction.</p> <p>Details defined by specific OAM product specification.</p>	3.3V	Required
--------------	-------	---	------	----------


	CONNECTOR #1										
	A	B	C	D	E	F	G	H	J	K	L
18	GND	SL_TX0P	GND	SL_TX0P	GND	TEST13	GND	SL_RX0N	GND	SL_RX0P	GND
19	SL_TX0N	GND	SL_TX0N	GND	SL_TX0N	GND	SL_RX0N	GND	SL_RX0N	GND	SL_RX0N
20	SL_TX0P	GND	SL_TX0P	GND	SL_TX0P	GND	SL_RX0P	GND	SL_RX0P	GND	SL_RX0P
21	GND	SL_TX1N	GND	SL_TX1N	GND	TEST14	GND	SL_RX1N	GND	SL_RX1N	GND
22	GND	SL_TX1P	GND	SL_TX1P	GND	RFU	GND	SL_RX1P	GND	SL_RX1P	GND
23	SL_TX2N	GND	SL_TX2N	GND	SL_TX2N	GND	SL_RX2N	GND	SL_RX2N	GND	SL_RX2N
24	SL_TX2P	GND	SL_TX2P	GND	SL_TX2P	GND	SL_RX2P	GND	SL_RX2P	GND	SL_RX2P
25	GND	SL_TX4N	GND	SL_TX4N	GND	PWRPOT#0	GND	SL_RX4N	GND	SL_RX4N	GND
26	GND	SL_TX4P	GND	SL_TX4P	GND	PWRPOT#1	GND	SL_RX4P	GND	SL_RX4P	GND
27	SL_TX3N	GND	SL_TX3N	GND	SL_TX3N	GND	SL_RX3N	GND	SL_RX3N	GND	SL_RX3N
28	SL_TX3P	GND	SL_TX3P	GND	SL_TX3P	GND	SL_RX3P	GND	SL_RX3P	GND	SL_RX3P
29	GND	SL_TX5N	GND	SL_TX5N	GND	RFU	GND	SL_RX5N	GND	SL_RX5N	GND
30	GND	SL_TX5P	GND	SL_TX5P	GND	RFU	GND	SL_RX5P	GND	SL_RX5P	GND
31	SL_TX6N	GND	SL_TX6N	GND	RFU	GND	RFU	GND	SL_RX6N	GND	SL_RX6N
32	SL_TX6P	GND	SL_TX6P	GND	RFU	GND	RFU	GND	SL_RX6P	GND	SL_RX6P
33	GND	SL_TX0N	GND	SL_TX0N	GND	RFU	GND	SL_RX0N	GND	SL_RX0N	GND
34	GND	SL_TX0P	GND	SL_TX0P	GND	RFU	GND	SL_RX0P	GND	SL_RX0P	GND
35	SL_TX2N	GND	SL_TX2N	GND	SL_TX2N	GND	SL_RX2N	GND	SL_RX2N	GND	SL_RX2N
36	SL_TX2P	GND	SL_TX2P	GND	SL_TX2P	GND	SL_RX2P	GND	SL_RX2P	GND	SL_RX2P
37	GND	SL_TX3N	GND	SL_TX3N	GND	RFU	GND	SL_RX3N	GND	SL_RX3N	GND
38	GND	SL_TX3P	GND	SL_TX3P	GND	RFU	GND	SL_RX3P	GND	SL_RX3P	GND
39	SL_TX4N	GND	SL_TX4N	GND	RFU	GND	SL_RX4N	GND	SL_RX4N	GND	SL_RX4N
40	SL_TX4P	GND	SL_TX4P	GND	RFU	GND	SL_RX4P	GND	SL_RX4P	GND	SL_RX4P
41	GND	SL_TX5N	GND	SL_TX5N	GND	RFU	GND	SL_RX5N	GND	SL_RX5N	GND
42	GND	SL_TX5P	GND	SL_TX5P	GND	RFU	GND	SL_RX5P	GND	SL_RX5P	GND
43	SL_TX6N	GND	SL_TX6N	GND	SL_TX6N	GND	SL_RX6N	GND	SL_RX6N	GND	SL_RX6N
44	SL_TX6P	GND	SL_TX6P	GND	SL_TX6P	GND	SL_RX6P	GND	SL_RX6P	GND	SL_RX6P

# Change SerDes Numbering



Change SerDesR X20 to SerDes7 X16

# Add 8-link HCM Topology to spec





# Other Changes

- Restrict OAM Vref range to 1.5V-3.3V
- Add baseboard design recommendation information to pin list



OCP Signal name	Mezz Module Direction POV	OCP Signal Description	Voltage	OAM Baseboard implementation Recommendation
MODULE_ID[4:0]	Input	Module node identifier (e.g. Module #0, #1,...#n). Module has weak PU to drive to 1 by default.		Required. Tied to GND through 1K resistor on baseboard for logic 0, leave open for logic 1
LINK_CONFIG[4:0]	Input	Mezz Module Host Interface/SerDes Link Configuration and topology. See link config table for details. Module has weak PU to Vref to drive high by default.		Required. Tied to GND through 1K resistor on baseboard for logic 0, leave open for logic 1

# OAM Reference Systems Design Variety


- Different topologies: FC/HCM
- 19"/21" Rack
- Coplanar system vs. Stack System or Others
- Air Cool vs. Liquid Cool
- 12V vs. 54V
- Others

# Reference Systems Design Proposal 1

21" Rack, air cool, front I/O, 4\*AICs



**Front View**




**Rear View**

- ✓ Update dimension to height 141mm and depth 800mm
- ✓ Hinge in UBB box is under design, will do mating force simulation.

# Reference Systems Design Proposal 2

19" Rack, aircool/liquid cool, front I/O, up to 12\*AICs, flexible host




- Backplane connection between UBB and PSB
- Total 8RU. If using busbar, and host is in separated system, system will be 6RU



# Reference Systems Design Proposal 3


19" Rack, air cool/liquid cool, front/rear I/O, 4/8 AICs, flexible host



- Under evaluation
- Total 5RU

# UBB Status Update

- Connectors/Pin list
- UBB Dimension
- PCB material and stack up
- 12V/54V PI on going



Amphenol

12V 3x10 150A/conn \*2pcs(PN:C-JX412-50432)

54V 2x2 36A/conn, \*4pcs(PN10061289-001LF)


Guide pin 4pcs

ExaMax 6x8 \*8pcs (PN:10131762-101LF)  
1<sup>st</sup> version of pin list available

## Connector List


# UBB Dimension

Size : L x W=553x417mm



Reserve space for Host interface retimer

Size : L x W=**585**x417mm(?)



Reserve space for scale out interconnect retimer  
X8\*8pcs



# PCB Material Study & Stackup

Material	EM891K (HVLP)	TU883SP (HVLP)	IT968 (HVLP)	IT968SE (HVLP)
Impedance	90 ohm			
Width/Spacing	4.8/6.2			
loss/inch @8GHz (< -0.58 dB)	Yes	Yes	Yes	Yes
loss/inch @16GHz (< -0.96dB)	Yes	Yes	Yes	Yes
Halogen Free	NO	YES	NO	NO
Halogen Free Substitution	EM890K	NA	IT988G	IT988SE

## Summary :

- Board thickness target 128.4 mil , 3.26 mm 22L
- Keep Core and Prepreg (= 4.0 / 5.0 mil) design for better SI performance



Stackup\_Referenc  
e

# UBB/Reference system Schedule

- UBB/system design on going
- System bringup beginning of Oct
- Reference Systems demo in OCP Amsterdam OCP summit

# Still Under Discussion

- 54V based to support ~500w OAM TDP, how much we could support for 12V
- Scale out retimer selection
- Host interface retimer

# Next Steps

- OAM test vehicle enablement
  - Provide reference systems to OAM suppliers for validation
  - Provide OAM samples to system providers for validation
- Lockdown UBB design spec