

MF1 M/B

Avoton Micro-Server

PCB REV: C


PCBA REV: C2A

FAB: 3


SCH Rev:001

LAST UPDATE: 2015/02/03 1530

COVER PAGE


	Department	Designer	Project	Doc Number <Doc>	Rev
	CCBU	Reviewer <Name>	MF1	Page Title Cover Page	0.5
		Size B	Date: Friday, February 06, 2015	Sheet 1	of 54



FLEX_CLK_SE0 : BOOT Select, 0 = LPC, 1 = SPI
FLEX_CLK_SE1 : TOP SWAP ACTIVE




Design Note:
PIN AB63 AND AD53:
INTEL RESERVED IMPLEMENTATION.
IF USED, DO NOT MODIFY IMPLEMENTATION

CPU_LPC_SMB_MISC







CPU_DDR3_CHANNEL_B



Bifurcation Control Register

Bifurcation Control 0 (BIFCTL0)	Lane Widths	Lane Numbers Assigned to Each Lane-Width Choice
000	x4 x4 x4 x4	Lanes 15:12 operate as x4 Lanes 11:8 operate as x4 Lanes 7:4 operate as x4 Lanes 3:0 operate as x4
001	x4 x4 x8	Lanes 15:12 operate as x4 Lanes 11:8 operate as x4 Lanes 7:0 operate as x8
010	x8 x4 x4	Lanes 15:8 operate as x8 Lanes 7:4 operate as x4 Lanes 3:0 operate as x4
011	x8 x8	Lanes 15:8 operate as x8 Lanes 7:0 operate as x8
100	x16	Lanes 15:0 operate as x16
101 - 111	Reserved	





SKU_ID_2	SKU_ID_1	SKU_ID_0	
0	0	0	FEATURE
0	0	1	ENTRY

U13E

AVOTON 2.4G

Quanta

Department
CCBU


Designer
Reviewer <Name>


Project
MF1

Size B | Date: Friday, February 06, 2015

Doc Number <Doc>
Page Title CPU_SATA_USB

Rev
0.05
Sheet 7 of 54





CPU_GND



Department
CCBU

Designer
Reviewer <Name>


Project
MF1

Date: Friday, February 06, 2015


Doc Number <Doc>
Page Title CPU_GND

Rev
0.05


Sheet 10 of 54



PLTRST_BUFFER




[2] AVN_THERMTRIP_N




[2] AVN_PROCHOT_N


ERROR CNTL




CPU SPI



DDR3 SDRAM SO-DIMM
(204P)



ADDRESS = 0xA0
DDR3_SODIMM_CHA0_1



DDR3_SODIMM_CHA0_2

ADDRESS = 0xA2

DDR3_SODIMM_CHA1_1

[15,19,21,23,34] SMB_PCA9517_CLK
[15,19,21,23,34] SMB_PCA9517_DAT

SMB_PCA9517_CLK R3
SMB_PCA9517_DAT R7

SMB_HOST_3V3_CLK_DIMMA1
SMB_HOST_3V3_DAT_DIMMA1

SMB_HOST_3V3_CLK_DIMMA1 [17]
SMB_HOST_3V3_DAT_DIMMA1 [17]

Quanta


Department CCBU

Designer
Reviewer Chih-Ta Chen 920813

Project MF1

Date: Friday, February 06, 2015

Doc Number <Doc>
Page Title DDR3_SODIMM_CHA1
Rev 0.57
Sheet 17 of 54



DDR3_SODIMM_CHA1_2

ADDRESS = 0xA4

DDR3_SODIMM_CHB0_1

[15,17,21,23,34] SMB_PCA9517_CLK
[15,17,21,23,34] SMB_PCA9517_DAT

SMB_PCA9517_CLK R455
SMB_PCA9517_DAT R454

33 R0402
33 R0402

SMB_HOST_3V3_CLK_DIMMB0
SMB_HOST_3V3_DAT_DIMMB0

SMB_HOST_3V3_CLK_DIMMB0 [19]
SMB_HOST_3V3_DAT_DIMMB0 [19]

Quanta


Department
CCBU

Designer
Reviewer

Project
MF1
Chih-Ta Chen 920813


Doc Number <Doc>
Page Title DDR3_SODIMM_CHB0
Date: Friday, February 06, 2015

Rev
0.5
Sheet 19 of 54







DDR3_SODIMM_CHB0_2

DIMM VREF











Electrical Characteristics - Output Duty Cycle, Jitter, Skew and PLL Characteristics
TA = T_{case} or T_{amb}, Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW	-3dB point in High BW Mode	2	2.3	4	MHz	1
		-3dB point in Low BW Mode	0.4	0.5	1	MHz	1



CLOCK BUFFER





LEVEL_SHIFT

Quanta

Department

Designer

Project

Doc Number

Rev

CCBU

Reviewer

<Name>

MF1

Page Title

LEVEL_SHIFT

Size B

Date: Friday, February 06, 2015

Sheet 27

of 54

SMBus (8-bit) Address:0xA2

FRU




Table 2. Device Select Code



Device Select Code	Device Type Identifier ¹				Chip Enable Address ²			RW
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select Code	1	0	1	0	E2	E1	E0	RW

Note: 1. The most significant bit, b7, is sent first.

2. E0, E1 and E2 are compared against the respective external pins on the memory device.

FRU address

SMBus (8-bit) Address:0x98



A2	A1	A0	SLAVE ADDRESS
0	0	0	1001000
0	0	1	1001001
0	1	0	1001010
0	1	1	1001011
1	0	0	1001100
1	0	1	1001101
1	1	0	1001110
1	1	1	1001111

Table 12. Address Pins and Slave Addresses for the TMP75

SYS_SENSOR

Quanta

Department
CCBU

Designer
Reviewer <Name>


Project
MF1




Size B | Date: Friday, February 06, 2015

Doc Number <Doc>
Page Title SYS_SENSOR


Rev
0.05

Sheet 28 of 54






Configuration Scheme	MSEL3	MSEL2	MSEL1	MSEL0	POR Delay	Configuration Voltage Standard (V) (1)
AS	1	1	0	1	Fast	3.3
	0	1	0	0	Fast	3.0, 2.5
	0	0	1	0	Standard	3.3
	0	0	1	1	Standard	3.0, 2.5



CPU_LAN_FREQUENCY_SWITCH




SMBus (8-bit) Address:0x92



ADDRESS BYTE

MSB	6	5	4	3	2	1	LSB
1	0	0	1	0	A1	A0	R/W

VOLTAGE MONITOR



Truth Table⁽¹⁾

E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

Note:

1. H = High Voltage Level, L = Low Voltage Level


Pin Description

Pin Name	Description
IA _n -ID _n	Data Inputs
S	Select Inputs
\bar{E}	Enable
YA-YD	Data Outputs
GND	Ground
Vcc	Power
NC	No Connect


I2C-BUS TO SPI BRIDGE

SMBUS ISOLATOR


PORT 80(LED only)




POWER LED (BLUE)



BEEP LED (Orange)



DIAGNOSTIC LED (YELLOW-GREEN)





PWR/ BEEP/ PORT 80 LED


SET2DEL

GND 1

GND 2



Screw Hole




TP_HEAT_SINK1


TP_SCREW_1

TP_SCREW_2

GRIP




NGFF HOLE



SCREW/TP

CAD Note
CAP PLEASE CLOSE CONN3.2/24/39/41/52



mSATA CONN

Quanta

Department
CCBU





Designer
Reviewer <Name>

Project
MF1

Size B | Date: Friday, February 06, 2015


Doc Number <Doc>
Page Title mSATA CONN

Rev
0.05
Sheet 37 of 54



NGFF PCIe x4


Output Voltage = 1.2V+/-5%
 Output Ripple & Noise < 30mV
 Transient Tolerance = 120mV
 Max current = 0.425A
 PD = (2.5V - 1.2V) * 0.425A = 0.553W



$$V_{nom} = 0.8(1 + R_a/R_b) = 1.2 \text{ V}$$

P1V2_STBY


Output Voltage = 2.5V+/-5%
 Output Ripple & Noise < 30mV
 Transient Tolerance = 250mV
 Max current = 0.525A
 $PD = (3.3V - 2.5V) * 0.525A = 0.42W$



P2V5_STBY

Design specification

Output Voltage = 5V± 5 %
Output Ripple & Noise < 50mV
Transient Tolerance = 500mV
TDC = 0.5A
Max current = 0.7A
Over-Current Protection(IC Rating) = 2.6A
Current Step = 0.2A
Slew Rate = 2.5A/us
Work frequency = 800KHZ
Efficiency > 85% @TDC



P5V_STBY

Quanta

Department
CCBU

Designer
Reviewer <Name>

Project
MF1


Date: Friday, February 06, 2015

Doc Number <Doc>
Page Title P5V STBY

Rev
0.05

Sheet 41 of 54

Output Voltage = 1.8V+/-5%
 Output Ripple & Noise < 30mV
 Transient Tolerance = 180mV
 Max current = 0.15A
 PD = (5.0V - 1.8V) * 0.15A =
 0.48W




$$V_{OUT} = 0.8 * (R_a + R_b) / R_b = 1.8V$$

P1V8_STBY

Design specification

Output Voltage = 1.0V± 5 %
 Output Ripple & Noise < 50mV
 Transient Tolerance = 100mV
 TDC = 5A
 Max current = 8.1A
 Over-Current Protection = 9A
 Current Step = 0.5A
 Slew Rate = 2.5A/us
 Work frequency = 500KHZ
 Efficiency > 85% @TDC



P1V0_STBY

Quanta

Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer <Name>	MF1	Page Title P1V0 STBY	0.05
		Size B Date: Friday, February 06, 2015		Sheet 43 of 54

Design specification

Output Voltage = 3.3V± 5 %

Output Ripple & Noise < 30mV

Transient Tolerance = 330mV

TDC = 7A

Max current = 8A


Over-Current Protection(Max current * 1.4) = 11.2A

Current Step = 3.5A

Slew Rate = 2.5A/us

Work frequency = 500KHZ

Efficiency > 85% @TDC





P3V3_STBY

Quanta

Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer <Name>	MF1	Page Title P3V3 STBY	0.05
Size B		Date: Friday, February 06, 2015	Sheet 44 of 54	


Output Voltage = 1.5V+/-5%
Output Ripple & Noise < 30mV
Transient Tolerance = 150mV
Max current = 0.1A
 $PD = (3.3V - 1.5V) * 0.1A = 0.18W$



P1V5_STBY & RSMRST

Design specification

Output Voltage = $1.35V \pm 4\%$ DC $\pm 1.5\%$
Output Ripple & Noise = $<15mV$ or $13mV$
Transient Tolerance = $\pm 4\%$
TDC = $19.3A$
Max current = $22.3A$
Over-Current Protection = $25.6A$
Current Step = $9.6A$
Slew Rate = $10A/us$
Work frequency = $350kHz$
Efficiency $> 80\%$ @TDC




VDDRAB


Quanta

Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer <Name>	MF1	Page Title VDDRAB	0.05
Size B		Date: Friday, February 06, 2015	Sheet 46	of 54

Output Voltage = 0.75V+/-5%
Output Ripple & Noise < 30mV
Transient Tolerance = 75mV
Max current = 0.1A
 $PD = (1.5V - 0.75V) * 0.1A = 0.075W$




VTTAB



Vcore Design specification

VR12 Avoton Platform
Output Voltage = SVID[7:0] = 0.65~1.3V (VR12)
Output Ripple & Noise < +/- 4.5mV
Total TOB = +/-54mV
TDC = 11A
Max current = 23.2A
Over-Current Protection(Max Current*120%) = 28A
Current Step = 13A
Slew Rate = 100A/ns
Work frequency = 300kHz
Load-Line = 0mΩ
Efficiency > 85% @TDC

CORE Phase




PVCCP & PVNN_2


AXG Design specification

VR12 Edisonville Platform
Output Voltage = SVID[7:0] = 0.65~1.3V (VR12)
Output Ripple & Noise < +/- 4.5mV
Total TOB = 19mV
TDC = 1A
Max current = 2.2A
Over-Current Protection(Max Current*200%) = 4.5A
Current Step = 1.3A
Slew Rate = 50A/ns
Work frequency = 300kHz
Load-Line = 0mΩ
Efficiency > 85% @TDC

VNN Phase




Output Voltage = 1.35V+/-5%
 Output Ripple & Noise < 30mV
 Transient Tolerance = 135mV
 Max current = 0.1A
 $PD = (1.8V - 1.35V) * 0.1A = 0.045W$



P1V35

Design specification

Output Voltage = $1.07V \pm 5\%$
Output Ripple & Noise < 50mV
Transient Tolerance = 107mV
TDC = 2.5A
Max current = 2.8A
Over-Current Protection(Max Rating $\times 1.3$) = 3.7A
Current Step = 1.4A
Slew Rate = 2.5A/us
Work frequency = 500KHZ
Efficiency > 85% @TDC



P1V07

Quanta

Department
CCBU


Designer
Reviewer <Name>

Project
MF1

Size B | Date: Friday, February 06, 2015

Doc Number <Doc>
Page Title P1V07

Rev
0.05
Sheet 51 of 54



P3V3

5					4					3					2					1				
D																								
C																								
B																								
A																								
BLANK																								