

# **Alpha Networks Inc**

SNQ-60x0-320F

32-port 40G QSFP Switch (ToR/Aggregation Switch)

Author: Damon Lee, Chloe Lin



## **Revision History**

Version	Revised Date	Author	Content Revised
0.1	12/02/13	Damon Lee	First Drafted
0.2	12/13/13	Damon Lee	Updated the LED definition for MGMT and Console port
0.3	12/20/13	Damon Lee	<ol> <li>Updated the LED definition for 40G and 10G mode</li> <li>Updated the FAN module</li> <li>Updated the schedule</li> <li>Updated PSU detail</li> </ol>
0.4	03/21/14	Damon Lee	<ol> <li>Added Micro USB console port</li> <li>Updated the LED definition</li> <li>Updated front and real panel</li> </ol>
0.5	05/28/14	Damon Lee	<ol> <li>Updated the LED definition</li> <li>Updated Power supply module</li> <li>Updated the FAN module</li> </ol>
0.6	09/24/14	Chloe Lin	Add Fan module connector part number
0.7	10/09/14	Damon Lee	Add PSU and CPU module connectors part number and pin-out



## Scope

This documents defines the technical specification for SNQ-60x0-320F used in the Open Compute Project as 40G Top of the Rack (ToR) or as an aggregation switch

## **Contents**

Revis	sion History	2
Over	view	6
Licer	nse	6
1	Feature High	lights8
2	Physical Ove	rview9
	2.1	Mechanical Dimension9
	2.2	Top View10
	2.3	Front View10
	2.4	Rear View11
3	LED Definitio	n11
4	Field Replace	able Components13
	4.1	Power Supply Modules13
	4.2	Fan Modules14
5	System Over	view15
	5.1	Main PCB16
	5.1	CPU Subsystem17
		5.1.1 Freescale CPU (P2020)
		5.1.1.1 DDR3 SDRAM22
		5.1.1.2 PCle Interface
		5.1.2 Intel CPU (C2558)23



777	Open Compute Project Alpha Networks SNQ-60x0-320F Specification v0.7
	5.1.2.1 DDR3 SDRAM27
	5.1.2.2 PCIe Interface27
6	IO and Connectors28
	6.1 RS232 Interface28
	6.2 Management Ethernet Interfaces28
	6.3 USB Interface28
7	Power/Environmental/Agency Certifications28
Li	st of Figures
	Figure 1: SNQ-60x0-320F Chassis dimension
	Figure 2: SNQ-60x0-320F top view10
	Figure 3: SNQ-60x0-320F front view10
	Figure 4: SNQ-60x0-320F rear view1
	Figure 5: Power Supply Mechanical specification14
	Figure 6: Fan module mechanical specification15
	Figure 7: Main board block diagram16
	Figure 8: Main PCB top view1
	Figure 9: Freescale CPU board block diagram18
	Figure 10: Intel CPU board block diagram23
Li	st of Tables
	Table 1: LED behavior for Port 1~32 40G Ethernet Port12
	Table 2: LED behavior for Port 1~32 40G Ethernet Port12
	Table 3: LED behavior for Port 1~104 10G Ethernet Port



Table 4: Power supply LED definition	.13
Table 5: Power supplies details	.13
Table 6: Power supply connector pin out	.14
Table 7: Fan Modules part number	.14
Table 8: Fan Modules connector pin out	.15
Table 9: PCBs for SNQ-60x0-320F	.16
Table 10: CPU subsystem key Components	.18
Table 11: Freescale CPU module connector pin out	.22
Table 12: Intel CPU module connector pin out	.26
Table 13: Intel Rangeley CPU module connector pint out	.27
Table 14: Power consumption and environment table	.29
Table 15: Regulatory Standards Compliance table	29



### **Overview**

The SNQ-60x0-320F Series Data Center, Top-of-Rack (ToR)/aggregation switches, with a total combined bandwidth of 1,280 Gbps, feature 32 ports of 40 Gbps Ethernet wire-speeds or up to 104 ports of 10 Gbps Ethernet wire-speeds. The Layer 3 capable, bare metal system also provides an RJ-45 and a Micro-USB console port and an Out-Of-Band (OOB) management port. The SNQ-60x0-320F switch is a PHY-less design with QSFP+ connections directly attached to the SERDES interface of Broadcom BCM56850.

#### License

All semiconductor devices that may be referred to in this specification, or required to manufacture products described in this specification, will be considered referenced only, and no intellectual property rights embodied in or covering such semiconductor devices shall be licensed as a result of this specification or such references.

Notwithstanding anything to the contrary in the CLA, the licenses set forth therein do not apply to the intellectual property rights included in or related to the semi-conductor devices identifies in the specification. These references include without limitation the reference to devices listed below. For clarity, no patent claim that reads on such semiconductor devices will be considered a "Granted Claim" under the applicable Contributor License Agreement for this specification.

Manufacturer	Description	
Broadcom	BCM56854	
Intel	x86 CPU C2538-2.4GHz	
Freescale	P2020NSN2MHC	
Marvell	88E1112	
Transcend	SODIMM TS512MSK72V3N	
Transcend	SD Card TS8GUSDC10M	
Macronix	Flash MX29LV640EBTI-70G	
Renesas	EEPROM R1EX24002ASAS0I	
Atmel	AT24C128C-SSHM-T	
Lattice	LCMXO256C-3TN100C	



As of July 11, 2014, the following persons or entities have made this Specification available under the Open Web Foundation Final Specification Agreement (OWFa 1.0), which is available at

http://www.openwebfoundation.org/legal/the-owf-1-0-agreements/owfa-1-0:

Alpha Networks Inc.

You can review the signed copies of the Open Web Foundation Agreement Version 1.0 for this Specification at http://opencompute.org/licensing/, which may also include additional parties to those listed above.

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." No support of any kind will be provided by the contributors. The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.



## 1 Feature Highlights

The SNQ-60x0-320F Series Data Center, Top-of-Rack (ToR) switches is a cost optimized switch, with a total combined bandwidth of 1,280 Gbps, feature 32 ports of 40 Gbps Ethernet wire-speeds or up to 104 ports of 10 Gbps Ethernet wire-speeds. The Layer 3 capable, bare metal system also provides an RJ-45 and a Micro-USB console port and an Out-Of-Band (OOB) management port. Administrators can selectively access the Command Line Interface (CLI) through either the RJ-45 console port or the Micro-USB console port by simple toggling the dip switch on the front panel of the switch.

- Modular CPU board with large flash and memory
- Temperature warning
- Software-readable thermal monitor
- Real time clock (RTC) support
- Two Hot-swappable redundant power supply
- Five redundant (4+1) fan modules
- One 10/100/1000 Mbps management port
- One RJ45 type console port in the front panel
- One Micro USB console port
- One USB port in the front panel for hosting an external USB flash
- One Reset button in the front panel



## 2 Physical Overview

## 2.1 Mechanical Dimension







Figure 1: SNQ-60x0-320F Chassis dimension



### 2.2 Top View



**①**: Hot swappable power supply

2: Hot swappable fan modules

**3**: CPU module

4: Switch MAC - Trident 2

Figure 2: SNQ-60x0-320F top view

#### 2.3 Front View



♥. Type A USB Storage port USFY ports LED


**③**: Console port selection switch **②**: 40G QSFP ports

4: Out of band management port 3: Blue Locator LED

Figure 3: SNQ-60x0-320F front view



### 2.4 Rear View



1: Hot swappable fan modules

2: Hot swappable power supply

Figure 4: SNQ-60x0-320F rear view

## 3 LED Definition

The following table defines the per device LEDs' behaviors:

LED Indication	Color	Behavior	Description
	Green	Solid Light	Power On
PWR		Off	Power Off and no power attached
	Amber	Blinking	Power supply failures, over voltage, over current, over temperature
	Green	Solid Light	POST Passed, normal operation
		Blinking	POST in progress
SYST		Light off	No power
	Amber	Blinking	POST failed or overheat or power supply failed or Fan module fail or over temperature
Locator	Blue	Blinking	Locator function is enable
Locator		Off	Locator function is disable
FAN 1	Green	Solid Light	All diagnostics pass. The module is



FAN 2			operational.	
FAN 3		Off	The module is not receiving power	
FAN 4 FAN 5	Amber	Blinking	Failure	
	Green(R)	Solid Light	tht Link up	
MGMT		Blinking	Packet transmitting or receiving	
		Light off	No link up or port disable	
CON	Green(R)	Solid Light	Console on	
CON		Light off	Console off	

Table 1: LED behavior for Port 1~32 40G Ethernet Port

The following defines the 40G QSFP+ Ethernet port LEDs' behaviors:

Location	LED Indication	Color	Behavior	Description
LED number 1~48, 53~100 group of 4 (40Gbps)	Link/Act/Speed	Green	Solid Light	When there is a secure 40G connection (or link)
			Blinking	Packet transmitting or receiving
			Light off	No link up or port disable
LED number	Link/Act/Speed	Green	Solid Light	When there is a secure 40G connection (or link)
49~52, 101~104			Blinking	Packet transmitting or receiving
(40Gbps)			Light off	No link up or port disable

Table 2: LED behavior for Port 1~32 40G Ethernet Port

In the case of split cable plugged in to port 1  $^{\sim}$  12, and 17  $^{\sim}$  28 each ports will behaves as 4 individual 10G ports. The following table defines the 10G Ethernet port LEDs' behaviors when split cables are used:

Location	LED Indication	Color	Behavior	Description
LED number	Link/Act/Speed	Amber	Solid Light	When there is a secure 10G connection (or link)
1~48, 53~100			Blinking	Packet transmitting or receiving
(10Gbps)			Light off	No link up or port disable

Table 3: LED behavior for Port 1~104 10G Ethernet Port



Each power supply module has a bi-color LED, which behavior is descript in the following:

LED Color	Behavior	Description		
	Solid Light	Output ON and OK		
Green	Blinking	AC present / AC Line 12VSB Holdup		
	Light off	No AC power to all power supplies		
	Solid Light	Power supply critical event causing a shutdown; failure, Fan Fail		
Amber	Blinking	Power supply warning events where the power supply continues to operate; high temp, high power, high current, slow fan.		

Table 4: Power supply LED definition

## **4 Field Replaceable Components**

## 4.1 Power Supply Modules

Then SNQ-60x0-320F supports two hot swappable power supplies plugged in at the same time for redundancy. The details of the power supplies are as following:

Power Supply				
Number of power supply	2			
Power supply types	AC version (forward and reversed airflow)  DPS-460KB C  DPS-460KB B  DC version (forward and reversed airflow)  DPS-800KB C  DPS-800KB B			
AC PSUs				
● Input voltage	• 100 to 240 VAC			
<ul><li>Frequency</li></ul>	• 50 to 60 Hz			
• Efficiency	• 89 to 91% at 220V			
DC PSUs				
<ul><li>Input voltage range</li></ul>	• 40.5V/23.8A 48V/19.0A -60V/15.6			
• Efficiency	• 85 to 88%			

Table 5: Power supplies details

Power Supply connector: FCI 10035388-102LF

Pin #	Descriptin	Pin #	Descriptin3
A1~9	GND	B1~9	GND
A10~18	+12V	B10~18	+12V
A19	PMBus SDA	B19	A0 (SMBus Address)
A20	PMBus SCL	B20	N/A
A21	PSON	B21	12VSB
A22	SMBAlert#	B22	Smart_on
A23	Return Sense	B23	12VLS
A24	+12V Remote Sense	B24	No Connect
A25	PWOK	B25	N/A

Table 6: Power supply connector pin out




Figure 5: Power Supply Mechanical specification

#### 4.2 Fan Modules

The SNQ-60x0-320F supports up to 5 fan modules. For front to rear and rear to front air flow, different types of fan modules are required.

Air Flow Direction	Part Number
Front to Rear	AVC DFTA0456B2UP057
Rear to Front	AVC DFTA0456B2UP058

Table 7: Fan Modules part number

Fan module connector: LCU SM401V-20P


#	NAME	Description	#	NAME	Description
1	FAN_CON_TACH_0	FAN tachometer 0	11	FAN_DIR	FAN Direction
2	GND	GND	12	GND	GND





Open Compute Project Alpha Networks SNQ-60x0-320F Specification v0.7

3	FAN_12VIN	12V	13	FAN_12VIN	12V
4	FAN_CON_PWM_0	PWM control for FAN0	14	EE_GND	EEPROM GND
5			15	EE_SDA	EEPROM SDA
6	EE_SCL	EEPROM SCL	16	EE_VDD	EEPROM VDD
7	EE_A0	EEPROM ADDR_0	17	FAN_CON_PWM_1	PWM control for FAN1
8	FAN_12VIN	12V	18	FAN_12VIN	12V
9	GND	GND	19	GND	GND
10	FAN_PRESENT#	Exist FAN module	20	FAN_CON_TACH_1	FAN tachometer 0

Table 8: Fan Modules connector pin out










Figure 6: Fan module mechanical specification

## **5 System Overview**

The SNQ-60x0-320F comprised of the following PCB

PCB Function	PCB Layer	Dimension (mmxmm)
Main board	12	432.5*390.6
FAN module 2		38.5*29
LED board	2	431*62



Open Compute Project Alpha Networks SNQ-60x0-320F Specification v0.7

Freescale CPU board	6	120*109*1.6
Intel CPU board	12	255*165.1

Table 9: PCBs for SNQ-60x0-320F

#### 5.1 Main PCB

The main PCB is a 12 layer PCB where the switch MAC resides. It also supports the following functions:

- Networking I/O ports
- Management ports
- LED
- Connectivity to power supply and fan
- Power conversion circuit
- etcs




Figure 7: Main board block diagram






Figure 8: Main PCB top view

## 5.1 CPU Subsystem

The SNQ-60x0-320F offers CPU in modular form to allows the flexibility for different CPU preference. Currently two types of CPU modules are supported, and the detail is provided in the following table and sections.

Items		Detailed Description			
		Freescale			
	СРИ	Freescale P2020,1.2GHz with PCIe connector to main board			
Modular CPU	RAM	DDR3 4GB for Freescale CPU			
board (Option 1)	Flash	Micro-SD Card 8GB for Freescale CPU			
Boot Flash		8MB for Freescale CPU			

Open Compute Project Alpha Networks SNQ-60x0-320F Specification v0.7

Intel					
	СРИ	Intel Rangeley C2558 4 Cores/2.4G			
Modular CPU	RAM	DDR3 4GB for Intel Rangeley CPU			
board (Option 2)	Flash	SSD 8GB for Intel Rangeley CPU			
	Boot Flash	8MB for Intel Rangeley CPU			

Table 10: CPU subsystem key Components

### 5.1.1 Freescale CPU (P2020)




Figure 9: Freescale CPU board block diagram

Freescale CPU module connector: SAMTEC BSE-040-01-F-D-A-TR

For	For 80 PIN connector					
#		Description	#		Description	
1	3.3V	3.3V	2	3.3V	3.3V	
3	SGMII_TXDP	SGMII transmit serial data.  Differential interface positive leg.	4	GND	GND	
5	SGMII_TXDN	SGMII transmit	6	GND	GND	



	Open compute Project Alpha Networks SNQ-60x0-520F Specification vo.7				
		serial data.  Differential interface negative leg.			
7	GND	GND	8	PCIEO_TXP	PCI Express transmit serial data. Differential interface positive leg of lane 0
9	GND	GND	10	PCIEO_TXN	PCI Express transmit serial data. Differential interface negative leg of lane 0
11	SGMII_RXDP	SGMII receive serial data.  Differential interface positive leg.	12	GND	GND
13	SGMII_RXDN	SGMII receive serial data. Differential interface negative leg.	14	GND	GND
15	GND	GND	16	PCIEO_RXP	PCI Express receive serial data. Differential interface positive leg of lane 0
17	GND	GND	18	PCIEO_RXN	PCI Express receive serial data. Differential interface negative leg of lane 0



19	USB_DP	USB_DP	20	GND	GND
21	USB_DN	USB_DN	22	GND	GND
23	GND	GND	24	PCIe1_REFCLKp	Differential interface positive Reference Clock of PCIe 1
25	GND	GND	26	PCle1_REFCLKn	Differential interface negative Reference Clock of PCIe 1
27	PCIE1_TXP	PCI Express transmit serial data. Differential interface positive leg of lane 1	28	GND	GND
29	PCIE1_TXN	PCI Express transmit serial data. Differential interface negative leg of lane 1	30	GND	GND
31	GND	GND	32	PCIe0_REFCLKp	Differential interface positive Reference Clock of PCIe 0
33	GND	GND	34	PCIe0_REFCLKn	Differential interface negative Reference Clock of PCIe 0
35	PCIE1_RXP	PCI Express receive serial data. Differential interface positive leg of lane 1	36	GND	GND



					·
37	PCIE1_RXN	PCI Express receive serial data. Differential interface negative leg of lane 1	38	GND	GND
39	GND	GND	40	RESET for CPLD	RESET for CPLD
41	3.3V	3.3V	42	SD_CMD	Command for micro SD Card
43	SD_CLK	micro SD Card Clock	44	SD_WP	Write Protect for micro SD Card
45	3.3V	3.3V	46	RESET_ALL#	Globe reset from CPU board
47	CPLD_INT#	Interrupt for CPLD	48	RPS_INT#	Interrupt for RPS
49	TS_INT#	Thermal Sensor IRQ mask	50	NC	NC
51	MGMT_INT#	Interrupt for management PHY	52	QSFP_INT#	Reset all I2C device on I2C Bus 2
53	3.3V	3.3V	54	3.3V	3.3V
55	SCL1	Serial clock line of I2C-bus 1	56	SDA1	Serial data line of I2C-bus 1
57	GND	GND	58	GND	GND
59	SCL2	Serial clock line of I2C-bus 2	60	SDA2	Serial data line of I2C-bus 2
61	3.3V	3.3V	62	3.3V	3.3V
63	UARTO_TX	UARTO_TX	64	UARTO_RX	UARTO_RX
65	GND	GND	66	GND	GND
67	SD_DATA0	Data Line [Bit0] of micro SD Card	68	SD_DATA2	Data Line [Bit2] of micro SD Card
69	SD_DATA1	Data Line [Bit1] of micro SD Card	70	SD_DATA3	Data Line [Bit3] of micro SD Card
71	3.3V	3.3V	72	3.3V	3.3V
73	GND	GND	74	GND	GND
75	MDC	Management data	76	MDIO	Management data



		clock			
77	Fan_SPD_CTRL	Control Fan Speed	78	NC	NC
79	NC	NC	80	SDHC_CD_B	Card Detect of micro SD Card

Table 11: Freescale CPU module connector pin out

#### 5.1.1.1 DDR3 SDRAM

The Freescale DDR SDRAM controller supports most JEDEC standard ×8, ×16, ×32, or ×64 DDR2 and DDR3 memories available. Built-in error checking and correction (ECC) ensures very low bit-error rates for reliable high-frequency operation. Dynamic power management and auto-precharge modes simplify memory system design. The DDR memory controller includes these distinctive features:

- Support for DDR2 and DDR3 SDRAM
- 64-/72-bit SDRAM data bus, 32-/40-bit SDRAM for DDR2 and DDR3
- Support for up to 32Gbits of memory

#### **5.1.1.2** PCle Interface

The P2020 supports three PCI Express interfaces that are compliant with the PCI Express Base Specification Revision 1.0a. The physical layer of the PCI Express interface operates at a transmission rate of 2.5 Gbaud (data rate of 2.0 Gbps) per lane. The theoretical unidirectional peak bandwidth is 2 Gbps per lane. Receive and transmit ports operate independently, resulting in an aggregate theoretical bandwidth of 4 Gbps per lane.



### 5.1.2 Intel CPU (C2558)




Figure 10: Intel CPU board block diagram

Intel CPU module connector: SAMTEC BSE-040-01-F-D-A-TR

For 80 PIN connector					
#		Description	#		Description
1	3.3V	3.3V	2	3.3V	3.3V
3	SGMII_TXDP	SGMII transmit serial data.  Differential interface positive leg.	4	GND	GND
5	SGMII_TXDN	SGMII transmit serial data.  Differential interface negative leg.	6	GND	GND



7	GND	GND	8	PCIEO_TXP	PCI Express transmit serial data. Differential interface positive leg of lane 0
9	GND	GND	10	PCIEO_TXN	PCI Express transmit serial data. Differential interface negative leg of lane 0
11	SGMII_RXDP	SGMII receive serial data.  Differential interface positive leg.	12	GND	GND
13	SGMII_RXDN	SGMII receive serial data. Differential interface negative leg.	14	GND	GND
15	GND	GND	16	PCIEO_RXP	PCI Express receive serial data. Differential interface positive leg of lane 0
17	GND	GND	18	PCIEO_RXN	PCI Express receive serial data. Differential interface negative leg of lane 0
19	USB_DP	USB_DP	20	GND	GND
21	USB_DN	USB_DN	22	GND	GND
23	GND	GND	24	PCIe1_REFCLKp	Differential interface positive



					Reference Clock of PCIe 1
25	GND	GND	26	PCIe1_REFCLKn	Differential interface negative Reference Clock of PCIe 1
27	PCIE1_TXP	PCI Express transmit serial data. Differential interface positive leg of lane 1	28	GND	GND
29	PCIE1_TXN	PCI Express transmit serial data. Differential interface negative leg of lane 1	30	GND	GND
31	GND	GND	32	PCIe0_REFCLKp	Differential interface positive Reference Clock of PCIe 0
33	GND	GND	34	PCIe0_REFCLKn	Differential interface negative Reference Clock of PCIe 0
35	PCIE1_RXP	PCI Express receive serial data. Differential interface positive leg of lane 1	36	GND	GND
37	PCIE1_RXN	PCI Express receive serial data. Differential interface negative leg of lane 1	38	GND	GND



39	GND	GND	40	RESET for CPLD	RESET for CPLD
41	3.3V	2.21/	42	SD CMD	Command for
41	3.3V	3.3V	42	SD_CMD	micro SD Card
43	SD_CLK	micro SD Card Clock	44	SD_WP	Write Protect for micro SD Card
45	3.3V	3.3V	46	RESET_ALL#	Globe reset from CPU board
47	CPLD_INT#	Interrupt for CPLD	48	RPS_INT#	Interrupt for RPS
49	TS_INT#	Thermal Sensor IRQ mask	50	NC	NC
51	MGMT_INT#	Interrupt for management PHY	52	QSFP_INT#	Reset all I2C device on I2C Bus 2
53	3.3V	3.3V	54	3.3V	3.3V
55	SCL1	Serial clock line of I2C-bus 1	56	SDA1	Serial data line of I2C-bus 1
57	GND	GND	58	GND	GND
59	SCL2	Serial clock line of I2C-bus 2	60	SDA2	Serial data line of I2C-bus 2
61	3.3V	3.3V	62	3.3V	3.3V
63	UARTO_TX	UARTO_TX	64	UARTO_RX	UARTO_RX
65	GND	GND	66	GND	GND
67	SD_DATA0	Data Line [Bit0] of micro SD Card	68	SD_DATA2	Data Line [Bit2] of micro SD Card
69	SD_DATA1	Data Line [Bit1] of micro SD Card	70	SD_DATA3	Data Line [Bit3] of micro SD Card
71	3.3V	3.3V	72	3.3V	3.3V
73	GND	GND	74	GND	GND
75	MDC	Management data clock	76	MDIO	Management data
77	Fan_SPD_CTRL	Control Fan Speed	78	NC	NC
79	NC	NC	80	SDHC_CD_B	Card Detect of micro SD Card

Table 12: Intel CPU module connector pin out





Intel Rangeley module power connector: LCU MM2554G-2\*8-G1

#	NAME	Description	#	NAME	Description
1	12V	12V	16	12V	12V
2	12V	12V	15	12V	12V
3	GND	GND	14	GND	GND
4	GND	GND	13	GND	GND
5	CPU_PROCHOT _3P3	Signal of Processor Hot from Intel CPU Board	12	PM_V3P3_PWR GD	3.3V power good from MB
6	FP_PWR_BTN_ N	interrupt Signal from MB	11	CPU_THERMTR IP_3P3	Signal of Thermal trip from Intel CPU Board
7	RTC_3V3	3.3V for RTC	10	PM_V3P3_V1P 9_EN	3.3V Enable from Intel CPU Board
8	GND	GND	9	GND	GND

Table 13: Intel Rangeley CPU module connector pint out

#### **5.1.2.1** DDR3 SDRAM

The Rangeley Memory Controller supports up to 64 GB. The memory controller supports a 64-bit data bus with 8-bit ECC. When only one of the two memory channels is used in a platform board design, Channel 0 must be used. In all designs, Channel 0 must be populated by DRAM devices. Within each memory channel DIMMs are populated in slot order; slot 0 is populated first and slot 1 last. If a DIMM has two ranks, the ranks must be symmetrical (same chip width, same chip density, and same total memory size per rank). If both memory channels of the memory controller are used, then both channels must be populated identically. The CPU board is used a DDR3-1333 4GB SO-DIMM.

#### **5.1.2.2** PCle Interface

The Rangeley has up to 16 PCIe ports. Each port consists of a Transmitter differential pair and a Receiver differential pair which are in the 1.0-Volt Core power well of the SoC. The Rangeley supports devices with 5.0 GT/s and 2.5 GT/s capabilities.



### 6 IO and Connectors

#### 6.1 RS232 Interface

Baud Rate: s/w define

Data bits: 8Stop Bit: 1Parity: None

• Flow control: None

### 6.2 Management Ethernet Interfaces

There are one single PHY on front panel PCBA, use SGMII interface from CPU module convert to 10/100/1000 RJ-45 GbE Management port. The PHY used is Marvell 88E1112.

#### 6.3 USB Interface

The CPU contains one Enhanced Host Controller Interface (EHCI) and complies to the EHCI 1.0 Specification. The EHCI supports up to four USB 2.0 root ports. USB 2.0 allows data transfers up to 480 Mbps. The controller integrates a Rate-Matching Hub (RMH) to support USB 1.1 devices. The USB Port 1 interface is configured by the debug software to be a debug port.

## 7 Power/Environmental/Agency Certifications

Power					
Number of power supply	2 (default in Power 2 only)				
Max. Operating power	Max. 353 (W)				
Maximum power	456 watts (W) (from Power supply)				
Maximum heat dissipation	Max. 1206 BTU/hr				
Environment					
Dimensions (height x width x depth)	44mm(H)440mm(W) x 487.4 mm(D)				
Weight	Around 9.29kg, include 2 PSU and 5 FANs				
Operating temperature	0~45°C				
Storage temperature	-40~70°C				
Operating relative humidity	0%-95% RH				



Storage relative humidity	0%~95% RH
Altitude	3,000 meters (9,850 feet)
Acoustic Noise Test Result	All FB fan modules are running at high speed: around 76.1dB All FB fan modules are running at low speed: around 59.5dB

Table 14: Power consumption and environment table

Regulatory Standards Compliance					
Regulatory compliance	Comply with CE markings per directives 2004/108/EC and 2006/95/EC FCC/IC Report Class A BSMI UL/cUL Listed Mark CCC CB				
Safety	IEC60950-1 FCC/IC Report Class A EN 60950-1 FCC/IC Report Class A UL/CSA 60950-1 CNS 14336-1 GB4943.1				
ЕМС	EN 55022/EN 55024, Class A FCC CFR47, Part 15B, Class A ICES-003, Class A CNS 13438, Class A GB9254 YDT993				

RoHS Requirement					
#	Description	Limitation/ ppm			
1	Cadmium/ Cadmium Compounds	80			
2	Hexavalent Chromium/ Hexavalent Chromium Compounds	800			
3	Lead/ Lead Compounds	800			
4	Mercury/ Mercury Compounds	800			
5	Polybrominated Biphenyls (PBBs)	800			
6	Polybrominated Diphenylethers (PBDEs)	800			

Table 15: Regulatory Standards Compliance table