

# OpenEdge Sled Switch for Nokia AirFrame Team

**Delta Product Marketing**


**Well Lee & Samuel Fu**

**May. 11<sup>th</sup>, 2020**



- Background of openEDGE Sled Switch Proposal
- Switch Product Proposal
- Time Synchronization

### Nokia Airframe openEDGE structure




- Background of openEDGE Sled Switch Proposal
- **Switch Product Proposal**
- Time Synchronization






### Delta Hardware Proposal-DSS

- Half width module support for both 1U and 2U sleds
- OpenEdge 1U open slot: 16-port 100GbE QSFP28 in sled 41.85 x 215 x 421mm (H x W x D)
- OpenEdge 2U open slot: 32-port 100Gbe QSFP28 in sled 83.55 x 215 x 421mm (H x W x D)
- 12V-DC power feed, the estimated power consumption are 400Watts or 700Watts.
- Fans are installed into the sled and air flow direction configurable from front to rear of rear to front.
- Provides sled switch management (RMC) are performed via RMC or front console I/O.



# NOKIA



Airframe openEDGE Chassis



Delta Sled Switch  
DSS-1U



Delta Sled Switch  
DSS-2U



## Delta Sled Switch Solutions

- Solution 1: 1U x 5
- Solution 2: 1U x3 & 2U x1
- Solution 3: 1U x1 & 2U x2
- Solution 4: 1U x3 & 2U x1





Supported combinations of 1U and 2U sleds							
Solution #1	<table><tr><td>1U sled, Addr 4</td><td>1U sled, Addr 5</td></tr><tr><td>1U sled, Addr 2</td><td>1U sled, Addr 3</td></tr><tr><td></td><td>1U sled, Addr 1</td></tr></table>	1U sled, Addr 4	1U sled, Addr 5	1U sled, Addr 2	1U sled, Addr 3		1U sled, Addr 1
1U sled, Addr 4	1U sled, Addr 5						
1U sled, Addr 2	1U sled, Addr 3						
	1U sled, Addr 1						
Solution #2	<table><tr><td>2U sled, Addr 2</td><td>1U sled, Addr 5</td></tr><tr><td></td><td>1U sled, Addr 3</td></tr><tr><td></td><td>1U sled, Addr 1</td></tr></table>	2U sled, Addr 2	1U sled, Addr 5		1U sled, Addr 3		1U sled, Addr 1
2U sled, Addr 2	1U sled, Addr 5						
	1U sled, Addr 3						
	1U sled, Addr 1						
Solution #3	<table><tr><td>2U sled, Addr 2</td><td>2U sled, Addr 3</td></tr><tr><td></td><td>1U sled, Addr 1</td></tr></table>	2U sled, Addr 2	2U sled, Addr 3		1U sled, Addr 1		
2U sled, Addr 2	2U sled, Addr 3						
	1U sled, Addr 1						
Solution #4	<table><tr><td>1U sled, Addr 4</td><td>2U sled, Addr 3</td></tr><tr><td>1U sled, Addr 2</td><td>1U sled, Addr 1</td></tr></table>	1U sled, Addr 4	2U sled, Addr 3	1U sled, Addr 2	1U sled, Addr 1		
1U sled, Addr 4	2U sled, Addr 3						
1U sled, Addr 2	1U sled, Addr 1						



# Delta Sled Switch


## Product Brief

Feature	1U Sled Switch	2U sled Switch
Delta Sled Switch		
I/O configuration	16 x100GE QSFP28	32 x100GE QSFP28
Timing I/O Connector	SMA connector x 2 (for 1PPS and 10MHz)	
Management Port	RJ-45 (for IP-based OOB )	
Console Port	RJ-45 (for RS-232 Console)	
OpenEdge Chassis compatible 1U and 2U slots	41.85 x215 x421mm (H/W/D)	83.55 x215 x421mm (H/W/D)
OpenEdge Chassis compatible Power feed	+12 VDC	
Sled power budget (maximum)	400Watts	700Watts







- Background of openEDGE Sled Switch Proposal
- Switch Product Proposal
- **Time Synchronization**



### Timing budget in Telecom Backbone



### Target Product Type

Type*	Standard	Symbol	Function	Application / Note
EEC	G.8262	 PLL	Frequency	 Synchronous Ethernet. Physical connection, need sync entire path.
BC (PTS)	G.8273.2 G.8275.2	 Center Timer	Phase Time	 1588(PTP) without frequency support. Data link, support End-to-End sync.
BC (FTS)	G.8273.2 G.8275.1	 PLL + Center Timer	Frequency Phase Time	 1588(PTP) with frequency support. Combine Physical and Data link, most precise and reliable.

\*EEC: Ethernet Equipment Clock

BC: Boundary Clock

PTS/FTS: Partial/Fully Timing Support

### Combinations of Timing Key Blocks

	SyncE+1588(G.8275.1)	SyncE(G.8262)
MAC External 1588 solution (Broad Sync I/F)	<div><div>CPU System Host 1588 Servo</div><div>PLL Frequency Phase</div><div>MAC Packet SW Time Stamper</div><div>FPGA Broad Sync</div></div>	<div><div>CPU System Host</div><div>PLL Frequency</div><div>MAC Packet SW</div></div>
MAC Internal 1588 solution (Broad PTP)	<div><div>CPU System Host</div><div>PLL Frequency</div><div>MAC Packet SW Broad PTP Time Stamper</div></div>	NA


### Boundary Clock cascade test

#### AGC7648SV1 and AGCV208S as T-BCs in telecom backbone

Timing Source/Tester  
Paragon X

Access Switch  
AGC7648SV1

Cell Site Gateway  
AGCV208S





### AGC7648SV1 + AGCV208S Noise Gen – Boundary Clock Test Result






Table 7-3 – T-BC/T-TSC permissible range of constant time error

T-BC/T-TSC Class	Permissible range of constant time error – cTE(ns)
A	±50
B	±20
C	±10

**\*Reference ITU-T  
G.8273.2**



#### Metric Statistics

Mean [ns]	-0.166
Min [ns]	-1
Max [ns]	1
Max-Min [ns]	2



#### Metric Statistics

Mean [ns]	-6.58
Min [ns]	-14
Max [ns]	0
Max-Min [ns]	14
Fwd Messages	28117
Rev Messages	28116
Forward Rate	16.00/second
Reverse Rate	16.00/second
Forward Two-step BC clock detected	





# Smarter. Greener. Together.

To learn more about Delta, please visit [www.deltaww.com](http://www.deltaww.com)

