


CSGR CPU



<Core Design>


Ufi Space Co., Ltd.		CONFIDENTIAL
Title 01. SYSTEM BLOCK DIAGRAM		
Size	Document Number Project: T77O994T01	Rev BETA
Date:	Sheet 1 of 48	


TABLE OF CONTENTS


01. SYSTEM BLOCK DIAGRAM	23. DDR4 CHA SOCKET	39. POWER MAP
02. TABLE OF CONTENTS	24. DDR4 CHA SOCKET PWR	40. POWER TABLE
03. CLOCK DIAGRAM	25. DDR4 CHB SOCKET	41. POWER SEQUENCE
04. SMB BLOCK DIAGRAM	26. DDR4 CHB SOCKET PWR	42. 5V
05. RESET BLOCK DIAGRAM	27. CPU STRAPS (1/2)	43. 3.3V
06. POWER SEQUENCE	28. CPU STRAPS (2/2)	44. 2.5V / 1.2V / 0.6V
07. CPU DDR4 CHA	29. SENSORS/IO EXPANDER	45. 1.8V
08. CPU DDR4 CHB	30. CPU MSIC	46. 1.7V / 1.5V / 1.3V
09. CPU PCIE	31. CPLD (1/4)	47. 1.05V
10. CPU 10GBE LAN	32. CPLD (2/4)	48. HISTORY
11. CPU SATA/USB	33. CPLD (3/4)	
12. CPU LPC/SPI/GPIO/INT/PWR	34. CPLD (4/4)	
13. CPU UART/PWR MGNT/INT/SVID	35. M.2 CONN	
14. CPU CLOCK	36. BTB CONN	
15. CPU FIVR/JTAG/GPIOS	37. MISC:ITP/XTP CONN	
16. CPU POWER (1/2)	38. MISCELLANEOUS	
17. CPU POWER (2/2)		
18. CPU GND		
19. CPU DECOUPLING		
20. CPU TRANSLATORS (1/2)		
21. CPU TRANSLATORS (2/2)		
22. CPU BIOS SPI FLASH / TPM		

<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 02. TABLE OF CONTENTS		
Size	Document Number	Rev
	Project: T77O994T01	BETA
Date:		Sheet 2 of 48










Apache CPU Board Power Sequence

Power-On Sequencing

Power-Off Sequencing








<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 09. CPU PCIE		
Size	Document Number	Rev
	Project: T77O994T01	BETA
Date:	Sheet 9 of 48	

CAD:
TO PLACE CAPS CLOSE TO U1 LESS THAN 1"



10GE Port #	Device
0	10GE SWITCH
1	10GE SWITCH

- 10GBE_SPI_CS_3V3_L R4 1 10kOhm 2 1% 0402
- 10GBE_SPI_HOLD_3V3_L R5 1 2.2kOhm 2 5% 0402
- 10GBE_SPI_WP_3V3_L R6 1 2.2kOhm 2 5% 0402
- LAN_I2C0_SDA_1V05_R R7 1 10kOhm 2 1% 0402
- LAN_I2C0_SCL_1V05_R R8 1 10kOhm 2 1% 0402
- LAN_I2C1_SDA_1V05_R R9 1 10kOhm 2 1% 0402
- LAN_I2C1_SCL_1V05_R R10 1 10kOhm 2 1% 0402
- 10GBE_SPI_CS_1V05_L R11 1 10kOhm 2 1% 0402
- LAN_MDC0_I2C_CLK_1V05 R14 1.5 10kOhm 2 1% 0402
- LAN_MDIO0_I2C_DATA_1V05 R15 1.5 10kOhm 2 1% 0402
- LAN_SMBDATA R468 1 10kOhm 2 1% 0402
- LAN_SMBCLK R469 1 10kOhm 2 1% 0402
- PD_LAN_NCSI_CLKIN_TXD0_1_EN R17 1 10kOhm 2 1% 0402

2018/05/21
1. Add pull up resistors R468,R469



[35]
[35]

SATA_P2_RX_P
SATA_P2_RX_N

[36]
[36]
[36]
[36]
[36]
[36]
[36]

USB2_PCH_P3_DP
USB2_PCH_P2_DP
USB2_PCH_P1_DP
USB2_PCH_P0_DP
USB2_PCH_P3_DN
USB2_PCH_P2_DN
USB2_PCH_P1_DN
USB2_PCH_P0_DN

2018/03/29:
USB2_PCH_P0: USB MUX
USB2_PCH_P1: GPS
USB2_PCH_P2: USB to SPI
USB2_PCH_P3: BMC




Device/Conn.	USB 2.0
GOLD FINGER CONN	0

CONN.	SATA
M.2 CONN	0
GOLD FINGER CONN	1


<Core Design>




Ufi Space Co., Ltd.		CONFIDENTIAL
Title 11. CPU SATA/USB		
Size	Document Number	Rev
	Project: T77O994T01	BETA
Date:	Sheet 11 of 48	



<Core Design>









Ufi Space Co., Ltd.		CONFIDENTIAL
Title 14. CPU CLOCK		
Size	Document Number Project: T770994T01	Rev BETA
Date:	Sheet 14 of 48	














<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 18. CPU GND		
Size	Document Number	Rev
	Project: T770994T01	BETA
Date:		Sheet 18 of 48















<Core Design>


Ufi Space Co., Ltd.		CONFIDENTIAL
Title 21. CPU TRANSLATORS (2/2)		
Size	Document Number	Rev
	Project: T770994T01	BETA
Date:		Sheet 21 of 48



DDR4 CHA SOCKET





I2C Address = 0xA0 (DIMM0) Channel A
I2C Address = 0xA4 (DIMM1) Channel B



<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title: 23. DDR4 CHA SOCKET		
Size	Document Number	Rev
	Project: T770994T01	BETA
Date:		Sheet 23 of 48



DDR4 CHA SOCKET PWR



<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 24. DDR4 CHA SOCKET PWR		
Size	Document Number	Rev
	Project: T770994T01	BETA
Date:		Sheet 24 of 48

DDR4 CHB SOCKET PWR



<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 26. DDR4 CHB SOCKET PWR		
Size	Document Number	Rev
	Project: T77O994T01	BETA
Date:		Sheet 26 of 48

GP51_GSXDOUT

1

VP3P3_A

R240 10Kohm 1% 0402

R244 1Kohm 1% 0402

BOM = NI

12] PU_GPIOS1_GSXDOUT [12]

BOOT BIOS STRAPS (BBS)		
GNT[51]_GSXDOUT BBS[1]	SATA1GP_GP19 BBS[0]	
0	0	LPC
0	1	NAND
1	0	PCI
1	1	SPI (Default)

SATA1GP_GP19

1

VP3P3_A

R241 10Kohm 1% 0402

R245 1Kohm 1% 0402

BOM = NI

15] RST_PCIE_PCH_N_GPI09 [15]

DOCKEN_N

0

VP3P3_A

R242 10Kohm 1% 0402

R246 10Kohm 1% 0402

BOM = NI

12] PD_DMI_TERMINATION_GPI03 [12]

DMI RX TERMINATION WHEN AC-COUPLED MODE:
 0 = DMI RX IS TERMINATED TO VSS.(DEFAULT)
 1 = DMI RX IS TERMINATED TO VCC/2.

GP53_GSXDIN

0

VP3P3_A

R243 10Kohm 1% 0402

R247 1Kohm 1% 0402

BOM = NI

12] PD_GPIOS3_GSXDIR [12]

DMI AC OR DC COUPLING MODE
 0 = DMI IS IN AC-COUPLING MODE
 1 = DMI IS IN DC-COUPLING MODE

BIOS_ADV_FUNCTION

0

VP3P3_A

R248 1Kohm 1% 0402

R253 10Kohm 1% 0402

BOM = NI

15] BIOS_ADV_FUNCTIONS_GPI06 [15]

THIS SIGNAL HAS A WEAK INTERNAL PULL-DOWN. THIS SIGNAL ONLY TAKES EFFECT IF DMI IS CONFIGURED IN DCCOUPLED MODE
 0 = DMI TX IS TERMINATED TO VSS.(DEFAULT)
 1 = DMI TX IS TERMINATED TO VCC/2.

ADR_TRIGGER

1

SATA3 GP37

VP3P3_A

R249 1Kohm 1% 0402

R254 1Kohm 1% 0402

BOM = NI

15] ADR_TRIGGER_L_GPI07 [15]

TLS CONFIDENTIALITY
 0 = DISABLE INTEL ME CRPTO TRANSPORT LAYER SECURITY (TLS)
 1 = ENABLE INTEL ME CRPTO TRANSPORT LAYER SECURITY (TLS)
 CLIPPER SUITE (NO CONFIDENTIALITY)
 0 = DISABLED
 1 = ENABLED
 PLL ON-DIE VOLTAGE REGULATOR ENABLE.
 1 = ENABLED
 0 = DISABLED
 WEAK INTERNAL PU (15K-40K).

SUSCLK

1

GP62

VP3P3_A

R250 10Kohm 1% 0402

R255 1Kohm 1% 0402

BOM = NI

12] CLK_M2_SUSCLK_ST [12]

NCSI_TRI_EN

0

VP1P05

R251 1.1Kohm 1% 0402

R256 5.1Kohm 1% 0402

BOM = NI

10] LAN_NCSI_TRI_EN_L [10]

CPU2PCH_THROT

0

VP1P05

R252 1.1Kohm 1% 0402

R257 5.1Kohm 1% 0402

BOM = NI

13.2] BD_XDE_CPU2PCH_THROT_IV06 [13.2]

SPARE[0]

0

VP1P05

R258 5.1Kohm 1% 0402

R263 5.1Kohm 1% 0402

BOM = NI

13] BD_XDE_PECID0 [13]

PECI_ID[2:0]=000B

SPARE[1]

0

VP1P05

R259 1.1Kohm 1% 0402

R264 5.1Kohm 1% 0402

BOM = NI

13] PD_BDXDE_SPARE1 [13]

THIS IS THE DISABLE TO THE SC FCU RESET FSM
 0 = PMC FSB BRINGS UP SOUTH COMPLEX
 1 = PCODE BRINGS UP SOUTH COMPLEX OF PMC

SPARE[2]

0

VP1P05

R260 1.1Kohm 1% 0402

R265 5.1Kohm 1% 0402

BOM = NI

13] PD_BDXDE_SPARE2 [13]

0402 BYPASSES THE CRYSTAL CLOCK TO THE SCPLL
 1'B0 = PICKS THE 25MHZ KR CRYSTAL CLOCK AS THE REFERENCE TO SCPLL (DEFAULT)
 1'B1 = FORCES THE TEST LOCK FROM TSTCLK_SC PINS

SPARE[3]

0

VP1P05

R261 1.1Kohm 1% 0402

R266 5.1Kohm 1% 0402

BOM = NI

13] PD_BDXDE_SPARE3 [13]

SELECTS B/W FUNCTIONAL AND TEST MODE IN THE X4 PLL
 1'B0 = NO TEST CLOCK OVERRIDE (DEFAULT)
 1'B1 = TEST CLOCK OVERRIDE

SPARE[4]

0

VP1P05

R262 1.1Kohm 1% 0402

R267 5.1Kohm 1% 0402

BOM = NI

13] PD_BDXDE_SPARE4 [13]

1'B0 = NORMAL REFERENCE CLOCK PATH WITH CR BASE REFERENCE CLOCK SELECTION (DEFAULT)
 1'B1 = FORCE "REGULAR" REFERENCE CLOCKS TO BE SENT TO THE X4 PLLS AS LONG AS TSTCLK_X4_STRAP[2]=1'B0

UART_TXD[0]

0

VP1P05

R268 1.1Kohm 1% 0402

R274 5.1Kohm 1% 0402

BOM = NI

13] CPU_UART0_TXD_IV05 [13]

UART_TXD[1]

0

VP1P05

R269 1.1Kohm 1% 0402

R275 5.1Kohm 1% 0402

BOM = NI

13] CPU_UART1_TXD_IV05 [13]

NCSI_ARB_OUT

1

VP1P05

R270 5.1Kohm 1% 0402

R276 1Kohm 1% 0402

BOM = NI

10] LVCI_LAN_NCSI_ARB_OUT [10]

SELECTS B/W THE COMBINED AND SEPERATE VRS
 1: USING COMBINED P1V05 VR (DEFAULT)
 0: ALL RAILS HAVE SEPERATE VRS

DSWODVREN

1

VP3P3_BAT

R271 5.1Kohm 1% 0402

R277 5.1Kohm 1% 0402

BOM = NI

12] PU_DSWODVREN [12]

DSWODVREN: DEEP SLEEP WELL ON-DIE VOLTAGE REGULATOR ENABLE
 1: DSW ODVR IS ENABLED (DEFAULT).
 0: DSW ODVR IS DISABLED.

NCSI_RXD_1

0

VP1P05

R272 1.1Kohm 1% 0402

R277 5.1Kohm 1% 0402

BOM = NI

10] LAN_NCSI_RXD1 [10]

ENABLE/DISABLE MANAGEMENT TRAFFIC
 DEFAULT LOW - DISABLED.
 1'B0 = LAN AVAILABLE IN S5 FOR WOL (DEFAULT)
 1'B1 = LAN NOT AVAILABLE IN S5.
 MANAGEMENT DISABLED.
 NO ON-DIE PU / PDM

INTVRMEN

1

VP3P3_BAT

R273 330Kohm 1% 0402

R277 5.1Kohm 1% 0402

BOM = NI

12] PU_BDXDE_INTVRMEN [12]

INTERNAL VRM ENABLE:
 THIS SIGNAL IS USED TO ENABLE OR DISABLE THE INTEGRATED 1.05V REGULATOR FOR THE SUSPEND WELL ON THE WBG.
 PU: ENABLE VR (DEFAULT).
 PD: DISABLES VR..
 PD OPTION NOT BEING PROVIDED.

10GBE_MDIO_DIR_CTL_1

1

VP1P05

R278 5.1Kohm 1% 0402

R283 1.1Kohm 1% 0402

BOM = NI

10] LAN_10GE_P1_MDIO_DIR_IV05 [10]

2'B00 = BOTH LAN PORTS ARE DISABLED.
 NOTE: IN THIS MODE MANAGEABILITY IS NOT FUNCTIONAL AND MUST NOT BE ENABLED IN NVW CONTROL WORD 1.
 2'B01 = PORT 1 IS DISABLED. PORT 0 IS ENABLED.
 2'B10 = RESERVED
 2'B11 = BOTH PORT0 & 1 ARE ENABLED.(DEFAULT)

10GBE_MDIO_DIR_CTL_0

1

VP1P05

R279 5.1Kohm 1% 0402

R284 1.1Kohm 1% 0402

BOM = NI

10] LAN_10GE_P0_MDIO_DIR_IV05 [10]

DDR3_4_STRAP

1

VP1P05

R280 240ohm 1% 0402

R285 240ohm 1% 0402

BOM = NI

13] PU_DDR3_4_STRAP [13]

SELECTS BETWEEN DDR4 & DDR3:
 1 = DDR4
 0 = DDR3

TXT_PLTEN

1

VP1P05

R282 240ohm 1% 0402

R286 240ohm 1% 0402

BOM = NI

13] TXT_PLTEN [13]

PLATFORM ENABLE STRAP.
 0 = THE PLATFORM IS NOT INTEL TXT ENABLED.
 1 = DEFAULT. THE PLATFORM IS INTEL TXT ENABLED

TXT_AGENT

1

VP1P05










R281 240ohm 1% 0402

R286 240ohm 1% 0402

BOM = NI

13] TXT_AGENT [13]

TXT AGENT (DRIVES TXT TRANSACTIONS):
 1 = CPU IS TXT_AGENT
 0 = CPU IS NOT TXT_AGENT



STRAP NAME	DEFAULT	DESCRIPTION
BOOT BIOS STRAPS (GP19, GP51)	1,1	BOOT BIOS DESTINATION 0 1 RESERVED 1 0 RESERVED 1 1 SPI (DEFAULT) 0 0 LPC
DMI_TERMINATION	0	DMI TX TERMINATION WHEN DCCOUPLED MODE. 0 = DMI TX IS TERMINATED TO VSS. 1 = DMI TX IS TERMINATED TO VCC/2.
BIOS_ADV_FUNCTIONS	0	DMI RX TERMINATION WHEN AC-COUPLED MODE: 0 = DMI RX IS TERMINATED TO VSS. (DEFAULT) 1 = DMI RX IS TERMINATED TO VCC/2.
GSXDIN	0	DMI AC OR DC COUPLING? 0 = DMI IS IN AC-COUPLING MODE (SERVER/WORKSTATION ONLY, NOT MEANT FOR DESKTOP/MOBILE). 1 = DMI IS IN DC-COUPLING MODE (DESKTOP, MOBILE OR SERVER/WORKSTATION).
ADR_TRIGGER	1	TLS CONFIDENTIALITY 0 = DISABLE INTEL ME CRYPTO TRANSPORT LAYER SECURITY (TLS) 1 = ENABLE INTEL ME CRYPTO TRANSPORT LAYER SECURITY (TLS)
SUSCLK	1	TLS CONFIDENTIALITY 0 = DISABLE INTEL ME CRYPTO TRANSPORT LAYER SECURITY (TLS) 1 = ENABLE INTEL ME CRYPTO TRANSPORT LAYER SECURITY (TLS)
NCSI_TRI_EN CPU2PCH_THROT SPARE[0]	0,0,0	STRAPS HERE TO IDENTIFY WHICH SOCKET IS WHICH IN ORDER FOR PECCI TO WORK
SPARE[1]	0	THIS IS THE DISABLE TO THE SC PCU RESET FSM 0 = PMC FSB BRINGS UP SOUTH COMPLEX 1 = PCODE BRINGS UP SOUTH COMPLEX OF PMC
SPARE[2]	0	BYPASSES THE CRYSTAL CLOCK TO THE SCPLL 0 = PICKS THE 25MHZ KR CRYSTAL CLOCK AS THE REFERENCE TO SCPLL (DEFAULT) 1 = FORCES THE TEST CLOCK FROM TSTCLK_SC PINS
SPARE[3]	0	SELECTS B/W FUNCTIONAL AND TEST MODE IN THE KX4 PLL 0 = NO TEST CLOCK OVERRIDE (DEFAULT) 1 = TEST CLOCK OVERRIDE
SPARE[4]	0	SELECTS B/W FUNCTIONAL AND TEST MODE IN THE KX4 PLL 0 = NORMAL REFERENCE CLOCK PATH WITH CR BASED REFERENCE CLOCK SELECTION (DEFAULT) 1 = FORCE "REGULAR" REFERENCE CLOCKS TO BE SENT TO THE KX4 PLLS
UART_TXD[0]	0	JTAG PORT FOR NORTH COMPLEX TAP 0 = GB#_SDP* PINS ARE USED AS FUNCTIONAL PIN OR CAN BE USED FOR SC TAPS THROUGH TAP PROGRAMMING. (DEFAULT) 1 = PINS ARE USED AS JTAG PORT FOR NC TAP
UART_TXD[1]	0	CONTROLS THE SECURITY ATTRIBUTES ON THE NVM - FOR PRE-PRODUCTION USAGE 0 = DISABLES NVM SECURITY (DEFAULT) 1 = SECURITY ENABLED


STRAP NAME	DEFAULT	DESCRIPTION
NCSI_ARB_OUT	1	USING COMBINED P1V05
DSWODVREN	1	0 = DISABLE INTEGRATED DEEPSX WELL (DSW) ON-DIE VOLTAGE REGULATOR. THIS MODE IS ONLY SUPPORTED FOR TESTING ENVIRONMENTS. 1 = ENABLE DSW 3.3V-TO-1.05V INTEGRATED DEEPSX WELL (DSW) ON-DIE VOLTAGE REGULATOR.
NCSI_RXD_1	0	ENABLE/DISABLE MANAGEABILITY TRAFFIC 0 = LAN AVAILABLE IN SS FOR WOL (DEFAULT) 1 = LAN NOT AVAILABLE IN SS. MANAGEABILITY DISABLED.
INTVRMEN	1	INTEGRATED VRMS 0 = DCPSUS1, DCPSUS2 AND DCPSUS3 ARE POWERED FROM AN EXTERNAL POWER SOURCE. SERVERS SHOULD NOT PULL THE STRAP LOW. 1 = INTEGRATED VRMS ENABLED.
10GBE_MDIO_DIR_CTL_0 10GBE_MDIO_DIR_CTL_1	1,1	00 = BOTH LAN PORTS ARE DISABLED. 01 = PORT 1 IS DISABLED. PORT 0 IS ENABLED. 10 = RESERVED 11 = BOTH PORT0 & 1 ARE ENABLED. (DEFAULT)
DDR3_4_STRAP	1	1 = DDR4 0 = DDR3
TXT_PLTEN	1	(INTEL? TXT) PLATFORM ENABLE STRAP. 0 = THE PLATFORM IS NOT INTEL TXT ENABLED. 1 = DEFAULT. THE PLATFORM IS INTEL TXT ENABLED
TXT_AGENT	1	TXT AGENT (DRIVES TXT TRANSACTIONS): 1 = CPU IS TXT_AGENT 0 = CPU IS NOT TXT_AGENT
BIST_ENABLE	1	BUILT-IN SELF TEST (BIST): 1 = BIST ENABLED 0 = BIST DISABLED
SAFE_MODE_BOOT	0	SAFE MODE BOOT (DISABLE CLOCK GATING): 1 = SAFE MODE BOOT ENABLED 0 = SAFE MODE BOOT DISABLED

[15,36,37] SMB_HOST_3V3SB_CLK
[15,36,37] SMB_HOST_3V3SB_DAT


- CPU I2C address:**
1. 0x4F --Temp sensor:
 2. 0x57 -- EEPROM address
 3. 0x77 -- PCA9539 IO EXP address
 4. 0xA0 -- (DIMM0) Channel A
 5. 0xA4 -- (DIMM1) Channel B
 6. 0x44 -- SOC legacy SMBus ARP slave address
 7. 0x48 -- Diag Service SMBus address
 8. 0x08 -- SMBus Host Controller

2018/05/15
1.Add pull up/down resistors on EEPROM address pins
2.Change the CPU's EEPROM address from 0x51 to 0x57 to avoid the I2C address conflict

2018/04/17 Add ADC Thermal Sensor
Place close to Broadwell-DE(U1)



CPLD_ERROR2_L_LATCH	[31]
CPLD_ERROR1_L_LATCH	[31]
CPLD_ERROR0_L_LATCH	[31]
CPLD_CATERR_L_LATCH	[31]
CPLD_PCHHOT_L_LATCH	[31]
CPLD_PROCHOT_L_LATCH	[31]
CPLD_THERMTRIP_L_LATCH	[31]
SYS_PWROK	[12,31,37]
SLP3_L	[12,31]
SYS_RESET_L	[30,31,36,37]
FP_IBMC_PWRBTN_OUT_L	[12,31,36,37]
CPLD_PLTRST_L_LATCH	[31]
SLM4_L	[12,31]
CPLD_CLEAR_LATCH	[31]



<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 30. CPU MSIC		
Size	Document Number	Rev
	Project: T77O994T01	BETA
Date:		Sheet 30 of 48







[30] CMOS_CLR

[32] BUILD_ID0
[32] BUILD_ID1
[32] HW_REV_ID0
[32] HW_REV_ID1


Build ID [1:0] = 00
00: 1
01: 2
10: 3
11: 4

Hardware Revision [1:0]= 10
00: Proto
01: Alpha
10: Beta
11: PVT


SKU ID[2:0] = 000 [13] CPLD_RTCRST_L
000 : Apache BW-DE CPU board
001 : Reserved
010 : Reserved
...
111 : Reserved



<Core Design>		
Ufi Space Co., Ltd.		CONFIDENTIAL
Title 32. CPLD (2/4)		
Size	Document Number	Rev
Date:	Project: T77O994T01	BETA
		Sheet 32 of 48



For compliance suggestion




5/10 Add 0 ohm resistors for power debug




<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL	
Title 33. CPLD (3/4)			
Size	Document Number	Rev	
	Project: T770994T01	BETA	
Date:		Sheet	33 of 48



CPLD RESET IC




<Core Design>


Ufi Space Co., Ltd.		CONFIDENTIAL
Title 34. CPLD (4/4)		
Size	Document Number Project: T770994T01	Rev BETA
Date:	Sheet 34 of 48	

Gold Finger Connector

2018/05/25:
BOM option
For Apache: Install R466,R467
For WB: Not install R466,R467



ATX Power Connector







For PCIE and SGMII
CPU (TX)---->Finger (TX)---->Connector (TX)---->MAC (RX)
CPU (RX)---->Finger (RX)---->Connector (RX)---->MAC (TX)

[CAD]: 20mil


<Core Design>	
Ufi Space Co., Ltd. CONFIDENTIAL	
Title 36. GOLD FINGER CONN	
Size	Document Number
Project:	T770994T01
Rev	BETA
Date:	Sheet 36 of 48

ITP Debug-XDB0 (CPU)




PLACE ALL THE CAPACITORS CLOSE TO THE XDP PIN.
FOR THE COUPLES OF LINES WITH DOUBLE CAPACITOR, ADD ONE PER XDP CONNECTOR

<Core Design>		CONFIDENTIAL	
Ufi Space Co., Ltd.		CONFIDENTIAL	
Title 37. MISC: ITP/XTP CONN			
Size	Document Number	Rev	
	Project: T770994T01	BETA	
Date:		Sheet	37 of 48



SMT NUT for Heatsink Assembled




BOM ONLY PARTS
BOM ONLY PARTS

P/N: 503.00860.005 LABEL BLANK	P/N: 400.00727.015 HEAT SINK CPU
P/N: 309.00149.015 PCB	P/N: JSCPUBP7045-B BRACKET CPU
P/N: JSDHM24-A28M41 SSD 128GB	P/N: 401.00024.005 SCREW M2.5 4mm
P/N: JSM4DS-8GMSQW0 SODIMM 8GB	P/N: TBD SPONGE EVA 62*14*2.3mm
P/N: JSM4DS-8GMSQW0 SODIMM 8GB	P/N: TBD SPONGE EVA 62*14*6mm

<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 38. MISCELLANEOUS		
Size	Document Number Project: T77O994T01	Rev BETA
Date:	Sheet 38 of 48	





<Core Design>

Ufi Space Co., Ltd.		CONFIDENTIAL
Title 39. POWER MAP		
Size	Document Number	Rev
Date:	Project: T77O994T01	BETA
		Sheet 39 of 48

INDEX	FUNCTION	MAX AMPS	Apache LABEL	BASED ON	Apache PAGE	INPUT
1	CPU_VCCIN_1.8V	55	VP1P8_CPU_VCCIN	TPS51631ARSMR	45	VP12P0
2	CPU_1.05V	14	VP1P05	TPS53623RSMR	47	VP12P0
3	CPU_1.7V	2	VP1P7	TPS54218RTER	46	VP5P0
4	CPU_1.3V	1.5	VP1P3	TPS74801DRCR	46	VP1P7
5	CPU_PCH_1.05V	14	VP1P05_PCH	NCP45540IMNTWG-H	47	VP1P05
6	CPU_PCH_1.5V	1.5	VP1P5_PCH	TPS74801DRCR	46	VP1P7
7	DDR4_1.2V	23	VP1P2_DDR4_VDD	TPS53623RSMR	44	VP12P0
8	DDR4_0.6V	1.2	VP0P6_DDR4_VTT	TPS51200DRCT	44	VP1P2_DDR4_VDD
9	DDR4_2.5V	1.26	VP2P5_DDR4_VPP	TPS563219A	44	VP12P0
10	5.0V STBY	1.3	VP5P0	TPS563219A	42	VP12P0
11	3.3V STBY	3	VP3P3	TPS56428DDAR	43	VP12P0
12	3.3V	3	VP3P3A	NCP45524IMNTWG-H	43	VP3P3

Power up Sequence





<Core Design>



Ufi Space Co., Ltd.		CONFIDENTIAL
Title 42. 5V		
Size	Document Number	Rev
Date:	Project: T77O994T01	BETA
		Sheet 42 of 48

VP3V3 TPS56428 @ 2.886A

Modified on 4/7.

$V_o = 0.6V * (1 + PR22/PR24) = 3.317V$
 OCP=5.6A
 Freq=650KHz
 Softstart=1ms


[41]



CAD NOTE:
Add divider circuit can make Enable pin not floating,
and to avoid turn on /turn off error action.

<Core Design>


Ufi Space Co., Ltd.		CONFIDENTIAL
Title 43. 3.3V		
Size	Document Number	Rev
	Project: T770994T01	BETA
Date:		Sheet 43 of 48




1. ICC_MAX = 23.2A (F-IMAX to VREF R is 715kohm)
2. Freq = 800kHz (F-IMAX to GND R is 75kohm)
3. OC_FAULT_LIMIT=25A (OCP-I to GND R is 75kohm)
4. RAMP_LEVEL is 40mV (RAMP to VREF is 150kohm)
5. VBOOT=1.22V (V-RAMP to VREF is 59kohm)
6. Zero Load-line: PR190=NI, PR184=2.67k
7. Vout slew rate is 12mV/us
8. SVID Address: 02h (SLEWA to VREF V is 37.4kohm)




Frequency:650KHz
 Current limit: 3.5A~5.3A
 Soft-Start:2.4ms
 VP2P5 @ 1.26A

VP2P5_DDR4 TPS53219 @ 1.26A



VP0P6_DDR4_VTT / TPS51200 @ 1.5A





REVISION HISTORY:

REV	DATE	DESCRIPTION
Alpha	2018/01/19	1. Release for Alpha build.
Beta	2018/04/02	1. Page 47: PWR solution change (temp spec issue) Change NCP81109FMNTXG to TFS53623RSMR 2. Page 31: Add revision ID for CPLD 3. Page 13: NI R314, delete J4, change J3 to 1*4PIN SMD header
	2018/04/17	1. Page 11/Page 36: Add USB2_PCH_P3 for GPS 2. Page 36: Add ME_RCVR_L control by BMC 3. Page 29: Add ADC Thermal Sensor U36, place close to Broadwell-DE(U1) 4. PWR Sche modify: a. Page45: PR154 modify to 0603 size[262.01619.005] b. Page47: PR286 modify to 0603 size[262.01619.005] modify "VP1P05_GSNS", "VP1P05_VSNS" c. Page46: PL16 modify to 3.3uH[132.01646.005] d. Page42&Page 44: PU1,PU20 modify to TPS563219A[029.00700.005]
	2018/05/09	1. Page46: PR31 modify to 11kohm(261.00912.005) 2. Page44: PC77,PC83 modify to 1uF/0402[202.01411.005];Delete PC76 PC75,PC78,PC79,PC84 modify to 22uF/0805[207.00024.005] 3. Page30: Add R465/0 ohm[261.01173.005]
	2018/05/15	1. Page29: Add pull up/down on EEPROM address pins
	2018/05/17	1. Page10: Remove SMBus, delete U6,C105,C106,R22-R28 2. Page12: Delete NI parts R39,R40[0ohm/0402] 3. Page31: Delete R447
	2018/05/21	1. Page29: Change the CPU's EEPROM address from 0x51 to 0x57 to avoid the I2C address conflict 2. Page10: Add pull up resistors R468,R469[10kohm/0402/NI] 3. Page36: Add R219,R220,R466,R467[0ohm/0402],R447(NI)

REV	DATE	DESCRIPTION