

# OPEN

Compute Engineering Workshop

March 9, 2015

San Jose



**OPEN**  
Compute Engineering Workshop

# Server Memory Performance


*Characterizing Workloads*

*March 9<sup>th</sup> 2015*

Barbara Aichinger

FuturePlus Systems

Vice President New Business Development




# Agenda

- What is DDR4 Memory?
- Traditional Performance Metrics
- New Performance Metrics
- How can we monitor the DDR Memory?
- Summary



# DDR4: The Next Generation

- FASTER: 1600MT/s, 1866MT/s, 2133MT/s, 2400MT/s, 2666MT/s, 3200MT/s (25.6 GB/s)
- Lower Voltages
- More power saving features
- Higher Density
  - 3DS: 3D stacking
- LRDIMM: Load Reduced DIMM
- More robust
  - Alert signal for ECC errors, Command/Address Parity





# Traditional Measurements

- Bandwidth
  - Command Bus Utilization
  - Data Bus Utilization
- Power Management
- Latency




# Command Bus Utilization

2400MT/s




# Command Bus Utilization





# Data Bus Utilization

2400MT/s




FuturePlus Systems

Power Tools for Bus Analysis

ENGINEERING WORKSHOP




# DDR4 Bandwidth



# Power Management Analysis

Ubuntu Boot



# Latency

## Several JEDEC Parameters apply:

- RD to WR same rank tSR\_RTW
- RD to PRE/PREA same Rank tRTP
- WR to PRE(SB) or PREA (SR) tWR
- Read to Read different Rank tDR\_RTR
- Read to Write different Rank DR\_RTW
- Write to Read different Rank tDR\_WTR
- Write to Write different Rank tDR\_WTW

# Latency Measurements


measurement made at 1867

V#	Parameter	Description	Spec	Measured
V2	tSR_RTW	RD to WR same Rank	8	10
V11	tRTP	RD to PRE same Rank	8	8
V12	tWR	WR to PRE SB or PREA SR	31	31
V53	tDR_RTR	RD to RD diff Rank	5	6
V57	tDR_WTR	WR to RD diff Rank	3	6
V59	tDR_WTW	WR to WR diff Rank	5	8



# Intervening Commands

Performance versus Power Management Tradeoffs



# New Performance Metrics

## Page Hit Analysis

- Read Hit: Page was Open
- Read Miss : Page was not Open, Transaction was preceded by an ACT
- Write Hit: Page was Open
- Write Miss: Page was not Open, Transaction was preceded by an ACT
- Unused: Page was opened and closed and never accessed


## Multiple Open Banks

- Open Banks make for faster access IF your going to that bank on the next access...performance hit if your not
- Power hit when banks are open

## Bank Group Analysis

- New for DDR4: Back to back access to same bank is a performance hit
- Faster to have back to back accesses to different bank groups

# Page Hit



Read Miss  
Write Hit

Categories


- Per-Bank Cmds
- Un-used Pg
- Read Miss
- Write Miss
- Read Hit
- Write Hit

12/17/2014 3:14:04 PM



# Multiple Open Banks


*How many are open at any one time*






# Bank Group Access Analysis


Relative to the previous transaction how many times did the following transaction go to the same/different bank group



# Bank Utilization



# Boot Analysis



# DDR Memory dominates the Data Center

- Memory power and cooling consumes 16%<sup>1</sup> of the Data Centers Power Budget
- Memory is 12%<sup>2</sup> of the Data Centers TCO over a 3 yr period.
- Memory is up to 50% of Server Capital Cost
- Servers are 25% of a Data Centers TCO

1: Source: Samsung

2: Source: *"The Data Center as a Computer"*, by Luiz Barroso, Jimmy Clidaras, and Urs Hölzle (Morgan and Claypool, 2009)






# How to Monitor the DDR4 Memory



Use a slot interposer to 'listen' to the traffic between the DIMM and the Memory Controller

- A small amount of current is 'tapped' off the bus
- Only the Address, Command and Control bus needs to be monitored





# The system boots and runs never knowing the equipment is present





# Knowledge is King!

## Memory Controller/System Architecture

- Can this insight lead to better designs?
- Benchmark Servers Memory Performance

## Workload Analysis

- Should the Memory Controller settings be based on criteria set by the workload?
- Can compilers be made better?

## Do we all need a DDR5?

- Work Smarter not Harder and understand what we have



# Contact Information

Barbara Aichinger

Vice President New Business Development

FuturePlus Systems

[Barb.Aichinger@FuturePlus.com](mailto:Barb.Aichinger@FuturePlus.com)

[www.FuturePlus.com](http://www.FuturePlus.com)

Check out our new website dedicated to DDR  
Memory! [www.DDRDetective.com](http://www.DDRDetective.com)

**FuturePlus Systems**

*Power Tools for Bus Analysis*

ENGINEERING WORKSHOP