

# Mono Lake M/B


PCB REV: E  
PCBA REV: C3A  
FAB: 5  
SCH Rev: V3  
LAST UPDATE: 2016/02/19

COVER PAGE




Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	Mono Lake	Page Title COVER PAGE	0.0
Size B		Date: Thursday, June 16, 2016		Sheet 1 of 93

## GPIO62




PLL ON-DIE VOLTAGE REGULATOR ENABLE.  
ENABLED WHEN SAMPLED HIGH (DEFAULT).  
DISABLED WHEN SAMPLED LOW.  
WEAK INTERNAL PU (15K-40K).

## SERIRQ\_DIR




## NCSI\_RXD\_0




Pull-up : METAL KEY  
Pull-down : UNIQUE KEY  
FOR PC BASED FUSED UNITS THE DEFAULT WILL BE pull-down.  
NCSI\_RXD\_0 NOW HAS pull-up AS THE DEFAULT.

## BDE STRAPPING 1


## TOP\_BLOCK\_SWAP




## GP52\_GSXSLOAD




## CMOS CLEAR




## CLEAR TPM REGISTERS




## ME\_RCVR



## TXT\_AGENT



## TXT\_PLTEN



Quanta


Department  
CCBUDesigner  
ReviewerProject  
Mono Lake

Size B | Date: Thursday, June 16, 2016


Doc Number <Doc>  
Page Title BDE STRAPPING 1Rev  
0.0

Sheet 13 of 93


## SPKR




## MFG\_MODE\_STRAP




## GPIO33




## CPU2PCH\_THROT




## GPIO19




## BIOS\_ADV\_FUNCTIONS




## GP53\_GSXDIN



## GPIO51




## GPIO37




TLS CONFIDENTIALITY  
0 = DISABLE INTEL ME CRPTO TRANSPORT LAYER SECURITY (TLS) CIPHER SUITE (NO CONFIDENTIALITY)  
1 = ENABLE INTEL ME CRPTO TRANSPORT LAYER SECURITY (TLS) CIPHER SUITE (WITH CONFIDENTIALITY) (DEFAULT)

## BIST\_ENABLE



## SAFE\_MODE\_BOOT



## BDE STRAPPING 2

**Quanta**

Department  
CCBU

Designer  
Reviewer

Project  
Mono Lake

Size B | Date: Thursday, June 16, 2016

Doc Number <Doc>  
Page Title BDE STRAPPING 1

Rev  
0.0

Sheet 14 of 93

# BDX-DE DDR4 CHANNEL A

Quanta

Department  
CCBU

Designer  
Reviewer

Project  
Mono Lake

Size C1 Date: Thursday, June 16, 2016

Doc Number <Doc>  
Page Title BDX-DE DDR4 CHANNEL A

Rev  
0.0

Sheet 15 of 93

# BDX-DE DDR4 CHANNEL B



Department  
CCBU

Designer  
Reviewer

Project  
Mono Lake

Size | Date: Custom Thursday, June 16, 2016

Doc Number <Doc>  
Page Title BDX-DE DDR4 CHANNEL B 0.0  
Rev  
Sheet 16 of 93

## BDX-DE PCIE CPU/PCH

Quanta


Department  
CCBUDesigner  
ReviewerProject  
Mono Lake

Size C1 Date: Thursday, June 16, 2016

Doc Number <Doc>  
Page Title BDX-DE PCIE CPU/PCHRev  
0.0

Sheet 17 of 93






# BDX-DE SATA, USB2, USB3



Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	Mono Lake	Page Title BDX-DE SATA, USB2, USB3	0.0
		Size B   Date: Thursday, June 16, 2016	Sheet 19	of 93









BDX-DE UART, JTAG, SVID







SPARE[1]




SPARE[2]




SPARE[3]



SPARE[4]



1'B0 = NORMAL REFERENCE CLOCK PATH WITH CR BASE REFERENCE CLOCK SELECTION(DEFAULT)  
1'B1 = FORCE "REGULAR" REFERENCE CLOCKS TO BE SENT TO THE KK4 PLLS AS LONG AS TSTCLK\_KK4\_STRAP[2]=1'B0




BDX-DE TEST,DDR MISC,SMBus















CPU XDP






ERROR CNTL 1

# ERROR CNTL 2





CPU SPI

Quanta

Department  
CCBU

Designer  
Reviewer

Project  
Mono Lake


Doc Number <Doc>  
Page Title CPU SPI

Rev  
0.0

Size B | Date: Thursday, June 16, 2016

Sheet 31 of 93








4.7KR709	R0402 5%	RST_PLTRST_BMC_N
4.7KR683	R0402 5%	RST_PLTRST_NGFF_N
4.7KR703	R0402 5%	RST_PE_A_RESET_N
4.7KR728	R0402 5%	RST_PE_B_RESET_N
4.7KR746	R0402 5%	RST_PE_C_RESET_N
4.7KR784	R0402 5%	RST_PE_D_RESET_N
4.7KR785	R0402 5%	RST_PE_E_RESET_N
4.7KR788	R0402 5%	RST_PE_F_RESET_N

# PLTRST\_BUFFER



# SPI MUX









# DDR4 RDIMM CHB\_1















LEVEL\_SHIFT



Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	Mono Lake	Page Title LEVEL_SHIFT	0.0
Size B		Date: Thursday, June 16, 2016	Sheet 41 of 93	

SMBus (8-bit) Address:0xA2

FRU



ADDRESS 0X9C

ADDRESS 0X9E

SYS\_SENSOR

Quanta

Department  
CCBU

Designer  
Reviewer


Project  
Mono Lake

Size B | Date: Thursday, June 16, 2016




Doc Number <Doc>  
Page Title SYS\_SENSOR

Rev  
0.0

Sheet 42 of 93


















# Debug UART










SNOWFLAKE\_3




# VOLTAGE MONITOR

	Department	Designer	Project	Doc Number	Rev
	CCBU	Reviewer	Mono Lake	<Doc>	0.0
	Size	Date	Thursday, June 16, 2016	Page Title	VOLTAGE MONITOR
				Sheet 48	of 93





# NCSI LEVEL SHIFT




# SMBUS ISOLATOR



# PORT 80(LED only)





# POWER LED (BLUE)




PWR/ PORT 80 LED



SET2DEL



Screw Hole



- TP\_M2\_LATCH EBF20010010
- TP\_HEAT\_SINK1 FBF20016010
- TP\_CPU\_BACKPLANE FBF20015010
- TP\_JUMPER\_1 DEJP0050103
- TP\_SCREW\_1 MS06065I010
- TP\_JUMPER\_2 DEJP0050103
- TP\_SCREW\_2 MS06065I010
- TP\_SCREW\_3 MS30040I009
- TP\_BATTERY\_CABLE AHL03003058
- TP\_BIOS\_LABEL APOSERVER05




GND\_C8D3-6B8\_R5X8

GND\_C8D3-6B8\_R5X8

SCREW/TP


GRIP



CE Logo

DM1  
DUMMY\_SYMBOL  
CE\_LOGO\_5.8X5.08

NGFF HOLE



Quanta

Department  
CCBU

Designer  
Reviewer

Project  
Mono Lake


Size B | Date: Thursday, June 16, 2016


Doc Number <Doc>  
Page Title SCREW/TP

Rev  
0.0  
Sheet 52 of 93









BLANK




Department	Designer	Project	Doc Number <Doc>	Rev
CCBU		Mono Lake	Page Title BLANK	0.0
Reviewer		Size B   Date: Thursday, June 16, 2016	Sheet 58	of 93



## P5V\_STBY Design specification

Output Voltage = 5V±5%  
 Output Ripple & Noise < 30mV  
 Transient Tolerance = 500mV  
 TDC = 0.15A  
 Max current =0.15A  
 Over-Current Protection(IC rating) = 1.5A  
 Slew Rate = 2.5A/us  
 Work Frequency = 800kHz  
 Efficiency > 90% @TDC



P5V\_STBY

Quanta

Department  
CCBU

Designer  
Reviewer

Project  
Mono Lake


Size B | Date: Thursday, June 16, 2016

Doc Number <Doc>  
Page Title P5V STBY

Rev  
0.0  
Sheet 59 of 93

## P3V3\_STBY Design specification

Output Voltage =  $3.3 \pm 5\%$   
 Output Ripple & Noise < 30mV  
 Transient Tolerance = 330mV  
 TDC = 5.16A  
 Max current = 5.16A  
 Over-Current Protection(IC rating) = 6.1A  
 Slew Rate = 2.5A/us  
 Work Frequency = 650kHz  
 Efficiency > 90% @TDC




P3V3\_STBY

Quanta

Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	Mono Lake	Page Title P3V3_STBY	0.0
		Size B   Date: Thursday, June 16, 2016	Sheet 60 of 93	

## PVCCSCFUSESUS Design specification

Output Voltage = 1.7V  
 DC (+/- pk) < 2%  
 Ripple (+/- pk) < 10mV  
 Total TOL (+/-) < 5%  
 TDC = 1.3A  
 Max current = 2A  
 Over-Current Protection(IC rating) = 4A  
 Slew Rate = 0.5 A/us  
 load step = 1A pk  
 Work Frequency = 650kHz  
 Efficiency > 85% @TDC




PVCCSCFUSESUS

Quanta

Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	Mono Lake	Page Title PVCCSCFUSESUS	0.0
		Size B	Date: Thursday, June 16, 2016	Sheet 61 of 93

## PVCCRHV Design specification

Output Voltage = 1.3V  
DC (+/- pk) < 2.1%  
Ripple (+/- pk) < 4mV  
Total TOL (+/-) < 4%  
TDC = 0.25A  
Max current = 0.5A  
Slew Rate = 11 A/us  
load step = 0.15A pk  
PD = (1.7V - 1.3V) \* 0.25A = 0.1W



PVCCRHV

Quanta

Department  
CCBU

Designer  
Reviewer

Project  
Mono Lake


Size B | Date: Thursday, June 16, 2016

Doc Number <Doc>  
Page Title PVCCRHV


Rev  
0.0  
Sheet 62 of 93

### PVCCIOIN Design specification

Output Voltage = 1.05V  
 DC (+/- pk) < 2.1%  
 Ripple (+/- pk) < 1%  
 Total TOL (+/-) < 5%/52.5mV  
 TDC = 1.7A  
 Max current = 2A  
 Over-Current Protection(IC rating) = 4A  
 Slew Rate = 0.3 A/us  
 Load step = 0.3A pk  
 Work Frequency = 650kHz  
 Efficiency > 85% @TDC








## P2V5\_VPP Design specification

Output Voltage = 2.6V  
 DC (+/- pk) < 75mV  
 Ripple (+/- pk) < 25mV  
 Total TOL (+/-) < 250mV / -90mV (2.750V/2.410V)  
 TDC = 4.26A  
 Max current = 4.26A  
 Over-Current Protection(IC rating) = 6.1A  
 Slew Rate = 13.74 A/us  
 Load step (0.15A-3.6A) = 3.45A pk  
 Work Frequency = 650kHz  
 Efficiency > 90% @TDC



P2V5\_VPP

Quanta

Department  
CCBU

Designer  
Reviewer


Project  
Mono Lake

Size B | Date: Thursday, June 16, 2016


Doc Number <Doc>  
Page Title P2V5\_VPP

Rev  
0.0  
Sheet 66 of 93







I2C ADDRESS TABLE									
SADDR_L	2.26	2.67	3.16	SADDR_M	4.02	5.36	8.06	16.0	OPEN
2.26	FC	DC	BC	9C	7C	5C	3C	1C	
2.67	F8	D8	B8	94	78	58	38	18	
3.16	F4	D4	B4	90	74	54	34	14	
4.02	F0	D0	B0	90	70	50	30	10	
5.36	EC	CC	AC	8C	6C	4C	2C	0C	
8.06	E8	C8	A8	88	68	48	28	08	
16.0	E4	C4	A4	84	64	44	24	04	
OPEN	E0	C0	A0	80	60	40	20	RESERVED	



**PROJECT:**  
**Quanta Computer Inc.**



**PROPRIETARY NOTE**  
The content of this technical information (the Data) has been originated by or is proprietary within the knowledge of Quanta Computer Inc. The Data is the property of Quanta Computer Inc. and is subject to the provisions of the license agreement. This Data should be used or disclosed for limited purposes as defined in the license agreement. This Data may not be transferred from the custody of Quanta Computer Inc., except as authorized by Quanta Computer Inc., and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer Inc.

		<b>PROJECT :</b> Quanta Computer Inc.	
Size C	Document Number	Date: Thursday, June 16, 2016	Sheet 68 of 93
			Rev 0.01

## PV\_DDR\_VTT\_AB Design specification

Output Voltage = 0.608V

DC (+/- pk) < 15mV

Total TOL (+/-) < +51mV / -45mV (0.651V/0.555V)


TDC = 0.832A

Max current = 0.832A

Slew Rate = 4.15 A/us

Load step (-734mA to 718mA) = 1.452A pk

PD = (1.215V - 0.6075V) \* 0.85A = 0.51W



PV\_DDR\_VTTAB

Quanta

Department  
CCBU

Designer  
Reviewer


Project  
Mono Lake

Size B | Date: Thursday, June 16, 2016


Doc Number <Doc>  
Page Title PV\_DDR\_VTTAB

Rev  
0.0  
Sheet 69 of 93

Output Voltage = 1.05V  
DC (+/- pk) < 8mV  
Ripple (+/- pk) < 6mV  
Total TOL (+/-) < 5%/52.5mV  
TDC = 5.3A  
Max current = 5.3A  
Over-Current Protection(Max Rating x 1.5) = 7.95A  
Slew Rate = 20 A/us  
load step = 5.2A pk  
Work Frequency = 500kHz  
Efficiency > 85% @ TDC








## P1V05\_PROC\_IO & P3V3 SWITCH

**Quanta**

Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	Mono Lake	Page Title P1V05_PROC_IO & P3V3 SWITCH	1
		Size B	Date: Thursday, June 16, 2016	Sheet 72 of 93

## P1V5\_PCH Design specification

Output Voltage = 1.5V  
 DC (+/- pk) < 3%  
 Ripple (+/- pk) < 1%  
 AC + ripple (+/- pk) < 2%  
 Total TOL (+/-) < 5%  
 TDC = 0.2A  
 Max current = 0.3A  
 Slew Rate = 1 A/us  
 Load step = 0.03A pk  
 PD = (1.7V - 1.5V) \* 0.2A = 0.04W



P1V5\_PCH


Quanta

Department	Designer	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	Mono Lake	Page Title P1V5_PCH	0.0
		Size B   Date: Thursday, June 16, 2016		Sheet 73 of 93







### CPU\_Phase 1




### CPU\_Phase 2




### CPU\_Phase 3



**PROPRIETARY NOTE**  
The content of this technical information (the Data) has been originated by or is proprietary within the knowledge of Quanta Computer Inc. The Data is the property of Quanta Computer Inc. and is subject to patent and/or other intellectual property rights. This Data should be used or disclosed for limited purposes as defined in the corresponding agreement. This Data may not be transferred from the custody of Quanta Computer Inc., except as authorized by Quanta Computer Inc., and may not be used by or disclosed to person neither having confidential obligations nor having a need for such use or disclosure consistent with the purpose without the prior written consent of Quanta Computer Inc.


 <b>PROJECT :</b> Quanta Computer Inc.		Rev
		0.01
Size	Document Number	
C		
Date:	Thursday, June 16, 2016	Sheet 75 of 93






5 4 3 2 1

P12V\_STBY\_CONN TRIP POINT IS 10.5V  
 $10.5 * (R1/R1+R2) = 3.3$



ADR FUNCTION



TP ICT TOP	R861	R0201	0	NI	TP C179.1
	R866	R0201	0	NI	TP C177.1
	R867	R0201	0	NI	TP C179.1
	R868	R0201	0	NI	TP C197.1
	R869	R0201	0	NI	TP C199.1
	R870	R0201	0	NI	TP R369.1
	R871	R0201	0	NI	TP R40.1
	R872	R0402	0	NI	TP C102.1
	R873	R0402	0	NI	TP C115.1
	R874	R0402	0	NI	TP C119.1
	R875	R0402	0	NI	TP C249.1
	R876	R0402	0	NI	TP C65.1
	R877	R0402	0	NI	TP C70.1
	R878	R0402	0	NI	TP C82.1
	R879	R0402	0	NI	TP C93.1
	R880	R0402	0	NI	TP PC10.1
	R881	R0402	0	NI	TP PC21.1
	R882	R0402	0	NI	TP PC72.1
	R883	R0402	0	NI	TP PR1.1
	R884	R0402	0	NI	TP PR10.1
	R885	R0402	0	NI	TP PR11.1
	R886	R0402	0	NI	TP PR18.1
	R887	R0402	0	NI	TP PR19.1
	R888	R0402	0	NI	TP PR32.1
	R889	R0402	0	NI	TP PR35.1
	R890	R0402	0	NI	TP PR36.1
	R891	R0402	0	NI	TP PR63.1
	R892	R0402	0	NI	TP PR9.1
	R893	R0402	0	NI	TP R114.1
	R894	R0402	0	NI	TP R168.1
	R895	R0402	0	NI	TP R178.1
	R897	R0402	0	NI	TP R190.1
	R896	R0402	0	NI	TP R202.1
	R898	R0402	0	NI	TP R204.1
	R900	R0402	0	NI	TP R227.1
	R899	R0402	0	NI	TP R275.1
	R902	R0402	0	NI	TP R286.1
	R901	R0402	0	NI	TP R351.1
	R903	R0402	0	NI	TP R378.1
	R904	R0402	0	NI	TP R38.1
	R905	R0402	0	NI	TP R4.1
	R906	R0402	0	NI	TP R65.1
	R907	R0402	0	NI	TP R649.1
	R908	R0603	0	NI	TP C529.1
	R909	R0605	0	NI	TP C111.1
	R910	R0605	0	NI	TP C17.1
	R911	R0605	0	NI	TP C60.1
	R912	R0605	0	NI	TP C62.1
	R913	R0605	0	NI	TP PC17.1
	R914	R0605	0	NI	TP R660.1
	R915	R1206	0	NI	TP C520.1
	R916	R1206	0	NI	TP PC2.1
	R917	R1206	0	NI	TP PC77.1

TP ICT BOT	R918	R0201	0	NI	TP C210.1
	R919	R0201	0	NI	TP C396.1
	R920	R0201	0	NI	TP C422.1
	R921	R0201	0	NI	TP C488.1
	R922	R0201	0	NI	TP C494.1
	R923	R0201	0	NI	TP R500.1
	R924	R0201	0	NI	TP R861.1
	R925	R0201	0	NI	TP R834.1
	R926	R0402	0	NI	TP C258.1
	R927	R0402	0	NI	TP C259.1
	R928	R0402	0	NI	TP C289.1
	R929	R0402	0	NI	TP C381.1
	R930	R0402	0	NI	TP C384.1
	R931	R0402	0	NI	TP C420.1
	R932	R0402	0	NI	TP C421.1
	R933	R0402	0	NI	TP C449.1
	R935	R0402	0	NI	TP PC101.1
	R934	R0402	0	NI	TP PR102.1
	R936	R0402	0	NI	TP PR104.1
	R938	R0402	0	NI	TP PR106.1
	R937	R0402	0	NI	TP PR107.1
	R940	R0402	0	NI	TP PR67.1
	R939	R0402	0	NI	TP PR73.1
	R941	R0402	0	NI	TP PR76.1
	R942	R0402	0	NI	TP PR96.1
	R943	R0402	0	NI	TP R13.1
	R944	R0402	0	NI	TP R450.1
	R946	R0402	0	NI	TP R461.1
	R945	R0402	0	NI	TP R575.1
	R947	R0402	0	NI	TP R587.1
	R948	R0402	0	NI	TP R617.1
	R949	R0402	0	NI	TP R626.1
	R950	R0402	0	NI	TP R748.1
	R951	R0402	0	NI	TP R774.1
	R952	R0402	0	NI	TP R780.1
	R953	R0603	0	NI	TP C253.1
	R954	R0603	0	NI	TP C312.1
	R955	R0603	0	NI	TP C329.1
	R956	R0603	0	NI	TP C343.1
	R957	R0603	0	NI	TP C472.1
	R958	R0603	0	NI	TP PR108.1
	R959	R0603	0	NI	TP PR68.1
	R960	R0603	0	NI	TP PR95.1
	R961	R0603	0	NI	TP R517.1
	R962	R0605	0	NI	TP C484.1
	R963	R0605	0	NI	TP PC116.1
	R964	R0605	0	NI	TP PC122.1
	R965	R0605	0	NI	TP PC38.1
	R966	R1206	0	NI	TP C456.1
	R967	R1206	0	NI	TP PC81.1