

Bryce Canyon Storage System Specification

Authors: Jason Adrian, Hardware Systems Engineer, Facebook

Madhavan Ravi, Hardware Engineer, Facebook

Austin Cousineau, Hardware Engineer, Facebook

Dominic Cheng, Hardware Engineer, Facebook

CK Kho, Mechanical Engineer, Facebook

Jacob Na, Thermal Engineer, Facebook

Saket Karajgikar, Thermal Engineer, Facebook

Song Liu, Software Engineer, Facebook

Jubin Mehta, Software Engineer, Facebook

1 License (OCP CLA Option)

Contributions to this Specification are made under the terms and conditions set forth in **Open Compute Project Contribution License Agreement ("OCP CLA") ("**Contribution License") by:

Facebook, Inc.

You can review the signed copies of the applicable Contributor License(s) for this Specification on the OCP website at http://www.opencompute.org/products/specsanddesign

Usage of this Specification is governed by the terms and conditions set forth in **Open Compute Project Hardware License – Permissive ("OCPHL Permissive") ("Specification License").**

You can review the applicable Specification License(s) executed by the above referenced contributors to this Specification on the OCP website at http://www.opencompute.org/participate/legal-documents/

Note: The following clarifications, which distinguish technology licensed in the Contribution License and/or Specification License from those technologies merely referenced (but not licensed), were accepted by the Incubation Committee of the OCP: None.

NOTWITHSTANDING THE FOREGOING LICENSES, THIS SPECIFICATION IS PROVIDED BY OCP "AS IS" AND OCP EXPRESSLY DISCLAIMS ANY WARRANTIES (EXPRESS, IMPLIED, OR OTHERWISE), INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, OR TITLE, RELATED TO THE SPECIFICATION. NOTICE IS HEREBY GIVEN, THAT OTHER RIGHTS NOT GRANTED AS SET FORTH ABOVE, INCLUDING WITHOUT LIMITATION, RIGHTS OF THIRD PARTIES WHO DID NOT EXECUTE THE ABOVE LICENSES, MAY BE IMPLICATED BY THE IMPLEMENTATION OF OR COMPLIANCE WITH THIS SPECIFICATION. OCP IS NOT RESPONSIBLE FOR IDENTIFYING RIGHTS FOR WHICH A LICENSE MAY BE REQUIRED IN ORDER TO IMPLEMENT THIS SPECIFICATION. THE ENTIRE RISK AS TO IMPLEMENTING OR OTHERWISE USING THE SPECIFICATION IS ASSUMED BY YOU. IN NO EVENT WILL OCP BE LIABLE TO YOU FOR ANY MONETARY DAMAGES WITH RESPECT TO ANY CLAIMS RELATED TO, OR ARISING OUT OF YOUR USE OF THIS SPECIFICATION, INCLUDING BUT NOT LIMITED TO ANY LIABILITY FOR LOST PROFITS OR ANY CONSEQUENTIAL, INCIDENTAL, INDIRECT, SPECIAL OR PUNITIVE DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND EVEN IF OCP HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

1/9/2018 ii

Contents

1	License (OCP CLA Option)	ii
2	Introduction	1
3	System Architecture	2
3.1 3.2 <i>3.2.1</i>	System design and flexibility System components	3
3.2.2 3.2.3 3.3	I/O Module	
3.3.1 3.3.2 3.3.3 3.4	Dual Storage Server Single Storage Server JBOD Systems management overview	
3.4.1 3.4.2 3.4.3	Dual Storage Server	
4	System Interaction and Serviceability	10
4.1 4.2 4.2.1	Labeling of logical domains LEDs and buttons	11 11
	4.2.1.1 Power Button 4.2.1.2 Power LED 4.2.1.3 Reset Button 4.2.1.4 Fault LED 4.2.1.5 USB Debug Port	12 12 12
4.2.2	4.2.1.5 USB Debug Port	
4.2.3 4.2.4 4.3	Drive LED behaviors Fan Module LEDs Hard Drive Serial Number Window	15
4.4 4.4.1 4.4.2	Service operations	15
4.4.3 4.4.4 4.4.5	IOM replacement NIC replacement Compute replacement	16
4.4.6 4.4.7	Fan module replacement Drive plane board replacement	16 16
5	Rack Types	

5.1 5.2	Type V Type VII	
6	System Performance	
6.1	Normal Operating Environment (sustained operating conditions)	20
6.2	Unsustained Operating Conditions	
7	Electrical Design	21
7.1	PCIe topology	21
7.1.1	PCIe Lane Mapping	
7.1.2	PCIe Clocks & Resets	22
7.2	Systems management	23
7.2.1	Device management signaling	24
7.2.2	I2C topology	24
7.2.3	Serial Peripheral Interface (SPI) topology	30
7.2.4	Network Controller Sideband Interface (NC-SI) requirements	30
7.2.5	Universal Asynchronous Receiver-Transmitter (UART) topology	30
7.2.6	USB topology	
7.2.7	GPIO (insert) topology	33
7.2.8	GPIO (miscellaneous) requirements	35
7.2.9	Fan control	38
7.2.10	Reset and Power Enable	38
	7.2.10.1 Integrated (Dual) Configuration	
	7.2.10.2 Integrated (Single) Configuration	
7 0 11	7.2.10.3 JBOD Configuration	
7.2.11	Systems management signals and connections	
	7.2.11.2 Systems management signals count for connectors	
	7.2.11.3 Board net naming reference	
	7.2.11.4 High-speed signal naming reference	60
7.3	Signal integrity requirements	
7.3.1	SAS/SATA	61
7.3.2	PCIe	61
7.4	ESD compliance	61
8	Power	62
8.1	Power topology	62
8.2	System grounding topology	63
8.2.1	Mechanical Interface Isolation Distance	63
8.2.2	Connector Housing Ground Topology	64
8.3	12V busbar cable input	64
8.4	Drive power requirements	65
8.4.1	Staggered spin up requirements	65
8.4.2	Hot-swap requirements	65
8.4.3	5V conversion failure domains	
8.4.4	5V conversion loading requirements	
8.5	Hot-swap requirements	
8.6	I/O Module power topology	

8.7	Storage Controller Card power topology	67
8.8	Power budget	
8.8.1	System power budget	68
8.8.2	SCC connector power budget	68
8.8.3	IOM connector power budget	68
8.8.4	DPB connector power budget	68
8.9	Power sequencing	69
9	Storage Controller Card	70
9.1	Storage Controller Card configuration diagram	70
9.2	Storage Controller Card configurations	
9.2.1	Connector Configurations	
9.2.2	Supplier variants	
9.3	Storage Controller Card Design	
9.3.1	Drive Management	
9.4	Storage Controller Card SAS PHY Mapping	
9.5	Storage Controller Card PCB	
9.5.1	Important Components & Interfaces	
9.5.2	PCB Key dimensions	
9.5.3	PCB Stack up	
	,	
10	I/O Module	
10.1		
10.2		
10.2.1	NIC & Flash	
1000	10.2.1.1 M.2 & NVM enablement	
10.2.2	NIC & SAS Expansion	
10.2.3	IOM Type Bits	
10.3		
10.3.1	OCP Mezzanine	
10.3.2	USB Debug	
10.4		
10.5	9	
10.6		
10.6.1	Important Components & Interfaces	
10.6.2	PCB Key dimensions	
10.6.3	PCB Stack up	85
11	Drive Plane Boards	87
11.1	Connectors	88
11.1.1	Compute Slots	88
11.1.2	IOM Connectors	
11.1.3	SCC Connectors	88
11.1.4	Hard Drive Connectors	
11.1.5	12V System power input	
11.1.6	DPB to DPB Power connectors	
11.1.7	DPB to DPB Signal Connectors	

11.1.8	Fan Connectors	90
11.1.9	Front Panel Board Connector	90
11.2	LEDs	91
11.2.1	Drive Activity	91
11.2.2	Drive Fault/Identification	92
11.3	Thermal Sensor Placement	92
11.4	I2C Component Placement	
11.5	Drawer Detection Sensor	
11.6	Drive Control Signals	
11.7	PCB Details	
11.7.1	Front DPB	
	11.7.1.1 Important Components & Features	
	11.7.1.2 PCB Key dimensions	95
	11.7.1.3 PCB Stack up	
11.7.2	Rear DPB	
	11.7.2.1 Important Components & Interfaces	
	11.7.2.2 PCB Key dimensions	
11.7.3	Front Panel Board	
	11.7.3.1 Important Components & Interfaces	
	11.7.3.2 PCB Key dimensions	
	11.7.3.3 PCB Stack up	
11.7.4	LED Board	
	11.7.4.1 Important Components & Interfaces	
	11.7.4.2 PCB Key dimensions	
	·	
12	Internal Cables	103
12.1	JBOD Connection Bracket	103
12.2	Single Server SAS cable	104
10		
13	BMC Overview	IU0
13.1	Introduction	106
13.2	Front Panel	106
13.2.1	OCP Debug Card (modified USB 3.0 pinout)	106
13.3	Power Control	107
13.4	Remote Console	107
13.5	IPMI FRUID	107
13.6	Sensor Information	108
13.7	Firmware Information/Update	108
13.8	Log Information	108
13.9	Fan Speed Control	108
13.10	·	
13.10.1	9	
13.11		
13.12		
13.13	1 1	
	Expander Firmware Overview	117
14	EXDALIGELE HIMWALE UVELVIEW	11/

14.1	Drive LEDs	117
14.1.1	Drive Link LED	117
14.1.2	Drive Fault/Identification LED	117
14.1.3	Drawer Open Thermal Warning Behavior	117
14.2	Power Readings	
14.3	Runtime system configuration	118
14.4	Report Status of GPIOs	
14.5	Event Report and Log	119
14.6	PWM for Fan Control	119
15 5	Sensor Monitoring via BMC and Expander	120
16 N	Mechanical	123
16.1	Overview	
16.2	Overall dimensions	123
16.3	Rotational vibration requirements	
16.4	Drawer structural walls	
16.5	Sliding rail	125
16.6	Cable track	
16.7	Drawer Release handles	126
16.8	Rack release latching	
16.9	Rack lift latch	
16.10		
16.11		
16.12	Storage Controller Card	132
17	Thermal	133
17.1	Fans	133
17.2	Cooling Zones	133
17.3	92mm Fan Module	134
17.4	Air baffles	136
18	Thermal Design Requirements	139
18.1	Data Center Environmental Conditions	139
18.1.1	Location of Data Center/Altitude	139
18.1.2	Cold-Aisle Temperature	139
18.1.3	Cold-Aisle Pressurization	139
18.1.4	Relative Humidity	139
18.2	Server Operational Conditions	139
18.2.1	Inlet Temperature	139
18.2.2	Pressurization	
18.2.3	Fan Redundancy	
18.2.4	Delta T	
18.2.5	System Airflow or Volumetric Flow	140
18.2.6	Thermal Margin	
18.2.7	Thermal Sensor	
18.2.8	DDR DIMM DRAM Operation	140

19	Serviceability	142
19.1 19.2 19.3	Drawer Opening Procedure Drawer release backup mechanism	142 142
19.4 19.5 19.6 19.7	Front panel board access or removal Fan cage replacement	144
19.8	·	
20	Connector Pinouts	147
20.1 20.2 20.3 20.4 20.5 20.6 20.7 20.8 20.9 20.1 20.1 20.1 20.1 20.1	12V input connector Hard drive connector Storage Controller Card power connector Storage Controller Card PCle connector Storage Controller Card SAS connector Compute Module edge connector I/O Module coplanar connector NIC mezzanine connector DPB to DPB coplanar connector Debug header (USB 3.0 remapped) connector Front panel connector Fan Connector Front Drive Plane Board SAS Connector (to SCC)	
21	Labels and Markings	169
21.1 21.2	5	
22	Environmental & design requirements	170
22.1 22.2 22.3 22.3.1 22.3.2 22.4	Data center design requirements Mean Time Between Failure (MTBF) requirements MTBF Prediction MTBF Demonstration Test	170 171 171
23	Compliance Engineering	173
23.1 23.2 23.3	Vendor Deliverables	173
24	Prescribed Materials	
24.1	Disallowed components	174

24.2	Capacitors and inductors	174
24.3	Component de-rating	174
24.4	Sustainable materials	174
List of F	Figures	
Figure 1	System overview	2
0	. I/O Module overview	
0	Storage Controller Card overview	
U	Dual Storage Server system configuration block diagram	
•	. Single Storage Server system configuration block diagram	
0	. JBOD system configuration block diagram	
0	Labeling of logical domains	
U	Drive numbering label	
O	. User interface diagram	
	0. Front panel LEDs and buttons	
	1: LEDs and buttons on the Type V IOM (installed on the dual storage server)	
Figure 12	2: LEDs and buttons on the Type VII IOM (installed on the single storage server head node)	13
Figure 1:	3 - Hard Drive Serial Number Window	15
Figure 1	4. Type V Rack Configuration	18
Figure 1!	5. Type VII Rack Configuration	19
	6. Type VII cabling diagram	
	7. PCIe Port Configuration (Broadwell-DE)	
0	8. Bryce Canyon PCIe Topology	
0	9. PCIe clock/reset block diagram	
•	0. I2C block diagram (Key)	
O	1. I2C block diagram	
0	2. SPI block diagram	
0	3. UART block diagram	
0	4. USB block diagram	
0	5. Presence detect block diagram	
	6. Miscellaneous GPIO block diagram	
	7. PWM and TACH block diagram	
O	8. Power and Reset signal overview block diagram	
0	9. Power and Reset system overview block diagram	
0	0. NO Module Power and Reset block diagram	
	2. System power block diagram	
	3. System Grounding Topology	
	4. Mechanical Isolation Keep-Out Area	
	5. Connector Shield Isolation	
0	6. Squeeze-to-release receptacle for power	
•	7. I/O Module power block diagram	
•	8. Storage Controller Card power block diagram	
0	9. Storage Controller Card Integrated configuration block diagram	
0	0. Storage Controller Card JBOD configuration block diagram	

1/9/2018 ix

Figure 41.	SCC Type 5	74
Figure 42.	SCC Type 7	75
Figure 43.	SCC PCBA outline	76
	SCC Stack Up	
Figure 45.	I/O Module block diagram (NIC & Flash variant)	78
Figure 46.	IOM super-cap envelope	79
Figure 47.	I/O module block diagram (NIC & SAS Expansion variant)	79
Figure 48.	Baseboard reference schematic for USB 3.0 debug card	81
Figure 49.	I/O Module placement (Dual Storage Server configuration)	82
Figure 50.	I/O Module placement (Single Storage Server configuration)	83
Figure 51.	IOM PCBA outline (NIC & SAS Expansion)	84
Figure 52.	IOM PCBA outline (NIC & m.2 Flash)	85
Figure 53.	IOM Type 5 Stack Up	86
Figure 54.	IOM Type 7 Stack Up	86
Figure 55.	Division of components between Rear and Front Drive Plane Boards	87
Figure 56.	Vertical mating plug for power	88
Figure 57.	DPB to DPB power connector	89
Figure 58.	DPB to DPB signal connector	89
	Fan connector drawing	
Figure 60.	Front Panel Board block diagram	91
	DPB temperature sensor placement guideline	
Figure 62.	Drive control signal block diagram	94
	Front Drive Plane Board	
	Front DPB PCBA outline	
	Front DPB Stack Up	
0	Rear Drive Plane Board	
0	Rear DPB PCBA outline	
0	Rear DPB Stack Up	
	Front Panel Board	
•	Front I/O panel PCBA outline	
J	Front Panel Board Stack Up	
0	LED Board	
0	LED board PCBA outline	
0	LED Board Stack Up	
	MiniSAS HD cable connector CAD model	
	MiniSAS HD Cable drawing	
	MiniSAS cabling drawing (side view)	
	MiniSAS Single server cable drawing	
0	Drawer open thermal warning LED behavior	
	System mechanical layout	
•	Overall dimensions	
0	Dimensions with drawer pulled out	
-	Drawer structural wall undergoes weight savings	
J	Sliding rail dimensions	
•	Cable track inside the system	
0	Drawer Release Handles	
Figure 87:	Rack release latch	128

Figure 88: Rack release latch in action	128
Figure 89. Chassis latches	129
Figure 90. Drive retention drawing	130
Figure 91: HDD latch	131
Figure 92: System cross-section showing HDD latches from the side	131
Figure 93. IOM tray latch in action	132
Figure 94. SCC PCBA release latches	
Figure 95. Bryce Canyon Fan Curves	133
Figure 96. Bryce Canyon cooling zones	134
Figure 97. Fan module Front and Back ISO views	135
Figure 98. Fan Module Dimensions	135
Figure 99. Air baffle for drive cooling	136
Figure 100. Red color indicates the SCC and Server baffle placements	137
Figure 101. Dummy server installation	
Figure 102. The possible location for Air baffles in IOM Module	138
Figure 103. Mylar on IOM tray and HDD latch to improve service time	
Figure 104. Drawer handles and release buttons	142
Figure 105. In the event pullout handle failure	
Figure 106. IOM servicing	
Figure 107. Front IO board access or removal	
Figure 108. Fan Module replacement	
Figure 109. CPU module replacement	
Figure 110. Expander card module replacement	
Figure 111. Bus Bar connector pinout looking from the front of the rack	
Figure 112. 12V input connector to RDPB	
Figure 113. SCC PCIe Connector	
Figure 114. SCC SAS Connector	
Figure 115. IOM coplanar connector	
Figure 116: DPB to DPB coplanar connectors	
Figure 117. Debug header connector pin definitions	
Figure 118. Front DPB SAS connector to SCC	
Figure 119. Rear DPB SAS Connector to SCC	166

1/9/2018 xi

List of Tables

Table 1. Bryce Canyon system types and configurations	5
Table 2: IOM Status/Fault LED indicator	13
Table 3. Drive LED behaviors	14
Table 4. PCle ports and configurations	22
Table 5. PCle Port Routing on Bryce Canyon	22
Table 6. PCle clock/reset signal targets	23
Table 7. I2C Device ownership table	
Table 8. Slot ID Configuration	33
Table 9. BMC-Mono Lake GPIO Mappings	
Table 10. Resistor strapping table for I2C	
Table 11. Resistor strapping table for GPIO (Presence Detect/Insert)	
Table 12. Resistor strapping table for GPIO (Miscellaneous)	
Table 13. Resistor strapping table for GPIO (Reset/Power Control)	
Table 14. Systems management signals count for connectors	
Table 15. Net naming cross-reference	
Table 16. PCle and SAS signal naming	
Table 17. DPB connector power requirements	
Table 18. Worst-case power per component	
Table 19. SCC TYPE bits	
Table 20. Storage Controller Card connector configuration	
Table 21. SCC IOC/EXP variants (by supplier)	
Table 22. SCC SAS PHY mapping	
Table 23. 25Gbps NIC Expansion variants	
Table 24. IOM type bits	
Table 25. Drive Plane Board key components list	
Table 26. Power control options	
Table 27. FRUID-UTIL command options Table 28. Enclosure error codes for Bryce Canyon	
Table 29. BMC error codes for Bryce Canyon	
Table 30. Bryce Canyon event and associated error codes	
Table 31. IPMI command support list	
Table 32. Expander IPMB command support list	
Table 33: List of all sensors	120
Table 34. Drive retention HDD dimension table	
Table 35. Thermal margin by component	
Table 36. 12V input connecctor pinout	
Table 37. HDD connector pinout	
Table 38. Storage Controller Card power connector pinout	
Table 39. SCC PCle Connector (M0) pinout	
Table 40. SCC SAS Connector (M2) pinout	
Table 41. Mono Lake 1S Server Primary X16 OCP Edge Connector A Pinout	
Table 42. Mono Lake 1S Server Primary x16 OCP Edge Connector B Pinout	
Table 43. IOM coplanar connector pinout	
Table 44. NIC Mezzanine connector pinout	
Table 45. PCle M.2 connector	159

Table 46. DPB to DPB signal connector pinout	160
Table 47. DPB to DPB power connector pinout	161
Table 48. Front Panel board connector pinout	162
Table 49. Fan Connector pinout	
Table 50. SCC FDPB SAS connector (M2) pinout	163
Table 51. SCC RDPB SAS Connector (M2) pinout	
Table 52. PCBA label requirements	169
Table 53. Shock and vibration requirements	170

1/9/2018 xiii

Version History

Version	Author	Comments
0.1	Jason Adrian	Initial version
0.2	Dominic Cheng	Many additions to prepare for initial spec submission
0.3	Jason Adrian Dominic Cheng	Updates for project kickoff
0.4	Jason Adrian Dominic Cheng	1 st milestone release pre-EVT
0.5	Jason Adrian Dominic Cheng Austin Cousineau	EVT feature lock (v0.5.2)
0.6	Jason Adrian Dominic Cheng Austin Cousineau	Updated details for final EVT implementation
0.7	Jason Adrian Dominic Cheng Austin Cousineau Madhavan Ravi	OCP Specification Release
0.7.1	Jason Adrian	Added hard drive serial number window details
0.8	Madhavan Ravi	Added openBMC and Expander firmware sections Removed contents and references to Type IV configuration. Cleaned up several figures and CAD renderings to reflect the final system design. Updated mechanical section with latest system details.
0.9	Saket Karajgikar	Updated Thermal section
0.9.1	Madhavan Ravi	Fixed broken cross-references, and expanded acronyms that were not previously explained.
0.9.2	Madhavan Ravi	Updated figure and table number sequences. Updated formatting of captions to be uniform across the document.

1/9/2018 xiv

Commonly Used Terms

SCC	Storage Controller Card
IOM	I/O Module
DPB	Drive Plane Board
RDPB	Rear Drive Plane Board
FDPB	Front Drive Plane Board
BMC	Baseboard Management Controller
IOC	I/O Controller
NIC	Network Interface Controller
TPM	Trusted Platform Module
OCP	Open Compute Platform
JBOD	Just a Bunch Of Disks
PCIe	PCI Express
SAS	Serial Attached SCSI
SATA	Serial ATA
HDD	Hard Disk Drive
OU	Open-Rack Unit

1/9/2018 XV

2 Introduction

This document describes the hardware design of a Facebook storage system, hereinafter referred to as "Bryce Canyon." Bryce Canyon is a four OU-tall, single drawer storage chassis that contains up to 72 3.5" hard disk drives (HDDs) and two compute modules. This design leverages the Open Compute 1S Server Card, also known as "Mono Lake," and is Open Rack v2 (ORv2) compliant.

3 System Architecture

3.1 System design and flexibility

The architectural intent behind the Bryce Canyon design is to fulfill Facebook's rotating storage needs with a flexible storage platform. The Bryce Canyon storage system is a four OU system, with a majority of the components installed and serviced from the top. To enable this, there is an inner drawer design that fully extends the unit out of the rack. A mechanical overview is shown in Figure 1.

In its nominal configuration, the chassis supports up to 72 drives and two compute modules. Each compute module connects to a Storage Controller Card (SCC) that controls 36 drives, and is logically separate from the other compute module and the drives it controls. The only common component shared by these two compute-storage groups is the incoming power (12V) delivered by the bus bar clip. The chassis is designed such that the highest failure rate components (HDDs, compute modules, and major ICs) are hot-swappable, without affecting the other host that resides in the same enclosure.

Several configurations of the chassis exist to satisfy various applications. The architecture is designed to maximize common components between configurations, and modularize the components that differ.




Figure 1. System overview

3.2 System components

This section outlines the major blocks that comprise the system.

3.2.1 Drive Plane Boards

The Drive Plane Boards (DPBs) sit at the base of the chassis. There are physically two Printed Circuit Boards (PCBs) that make up the drive plane board assembly, and these are connected via high speed connectors and an air baffle that create a single unit. The DPBs connect all of the boards in the system together, along with the drives, fans, etc. Its function is to support:

- Drives (up to 72)
- Fans (up to four)
- Drive power control (individual 5V/12V control to each slot)
- Sensors (temperature, drawer open)
- Incoming power (12V)

3.2.2 I/O Module

The I/O Module is a front-accessible card that provides key distinguishing features between the configurations. There are 16 lanes of PCI Express (PCIe) Gen3 routed to this board, with eight lanes going to the Network Interface Card (NIC) mezzanine connector, and eight lanes going to the optional devices (M.2 slots or SAS IOC). An overview is shown in Figure 2, with all ports populated.




Figure 2. I/O Module overview

The I/O module supports:

- 25/50Gb NIC
- Baseboard Management Controller (BMC)

- SAS IOC (optional)
- 2x M.2 PCle x4 Solid State Drives (SSDs) (optional)

The population of these components is dependent on the overall system configuration (see Section 3.3).

3.2.3 Storage Controller Card

The Storage Controller Card (SCC) is a top-accessible (with the drawer extended) module that contains the ICs required to connect SAS/SATA to the HDDs. Architecturally, this card could implement other protocols, but the initial version of the design will focus solely on SAS/SATA. The SCC supports:

- SAS IOC
- SAS Expander
- SAS connection to the front bulkhead (to enable JBOD [Just a Bunch Of Disks] functionality)

The SCC connects to the compute card via a PCle Gen3 x8 link.




Figure 3. Storage Controller Card overview

3.3 System configurations

This section outlines the different possible configurations of the overall system. The Bryce Canyon platform covers all HDD storage configurations, including Type V and Type VII rack types. There is a base Bryce Canyon chassis configuration, but a few Field Replaceable Units (FRUs) can be installed to create simple JBODs, or single and dual integrated storage servers. Table 1 shows the current configurations considered for production.

Table 1. Bryce Canyon system types and configurations

	Compute			Storage Controller Card			IO Module			Fans		Drives				
	# Monolake Cards	# CPU Cores	Memory Capacity	Memory Config	# SCC	SCC Type	Expander	ЮС	# IOM	OCP NIC	SAS IOC	M.2	# Fans	Fan Size	# Drives	# Drives Spun up
Type V 2x 1:36	2	16	64GB	2x 32GB	2	INT	Yes	Yes	2	25Gb		2	4	92mm	72	75
Type VII Headnode	1	16	128GB	4x 32GB	2	1x INT, 1x JBOD	Yes	*Yes	1	25Gb	1		4	92mm	70	~5
Type VII JBOD	0				2	JBOD	Yes	No	0				2	92mm	70	~5

3.3.1 Dual Storage Server

The nominal configuration described thus far is the Dual Storage Server configuration. This configuration is used for Type V racks. The block diagram for this configuration is shown in Figure 4.




Figure 4. Dual Storage Server system configuration block diagram

The only external connection used in this configuration is a single 25/50Gb Ethernet link. The SAS IOC on the I/O Module is not populated because all of the drives are directly connected within the system. Instead, the SAS IOC present on the Storage Controller Card is used to connect to the SAS expander, which connects the 36 drives in the system.

3.3.2 Single Storage Server

The Single Storage Server configuration is intended for applications that use a lower compute-to-storage ratio. The block diagram is shown in Figure 5. This configuration serves as the head node for a cold storage configuration, with several JBODs connected downstream to increase the number of drives behind a single server node. To connect all 72 drive slots within the chassis, the internal MiniSAS HD connector on both SCCs can be connected via an x4 cable.




Figure 5. Single Storage Server system configuration block diagram

3.3.3 JBOD

The JBOD configuration allows for an external compute module to connect to Bryce Canyon. This compute module is cabled to the system via a SAS connector that is exposed on the front panel of the chassis.

In this configuration, the SCC does not have a SAS IOC populated. The IOMs are also not installed, and the fan control is coordinated by the SAS expander in lieu of the IOM BMC.




Figure 6. JBOD system configuration block diagram

3.4 Systems management overview

The system is managed by two to four controllers (two BMCs and two expanders). Each of these controllers (referred to as "peers") have ownership of part of the chassis. Interactions among these peers are limited to:

- 1. Insertion detection of all peers and Mono Lake
- 2. Heartbeat of all peers
- 3. Access to master hot swap controller (through multimaster I2C)
- 4. Access to TACH sensor (through multimaster I2C)
- 5. Fan speed control through PWM comparators

At a high level, the BMCs own the sensors on the IOM, Mono Lake, and the IOC on the SCC. The expanders own other sensors in the chassis, including HDD S.M.A.R.T. temperature. The BMCs primarily generate Pulse Width Modulation (PWM) for fans in the middle, while the expanders generate PWM for all of the fans (one PWM for two fans in the middle, another PWM for two fans on the sides). However, if needed, the BMC can drive fans on the sides. For more information on fan control, see Section 7.2.9.

Each peer in the system monitors insertion and heartbeat of other peers. If an expected peer is not presented or does not generate proper PWM, the firmware should increase fan PWM to a predefined value (e.g., 100%).

12C device ownership information (per-configuration) can be found in Table 7.

3.4.1 Dual Storage Server

In the Dual Storage Server configuration, the two BMCs handle the majority of systems management for the system. Each BMC manages a connected compute server, SCC, drives, and power and system signaling independently of the other side of the system.

The SAS expanders handle communication with individual drives, monitor certain sensors, and affect indicators throughout the system. Fan control and thermal regulation is controlled mutually from each chip (see Section 7.2.9). There are some shared resources as well, such as the SCC FRUID and temperature sensors on the DPB. However, while both the BMC and expander can initiate requests to these devices over I2C

multimaster, the design's primary path is for the BMC to request this information via IPMB to the SAS expander on the SCC.

3.4.2 Single Storage Server

In the Single Storage Server configuration, a single BMC controls the majority of systems management on its own side of the system, while the opposite-side SCC manages the opposite side of the system (its side).

3.4.3 JBOD

In the JBOD configuration, the SAS expanders on the SCC handle all of the systems management for the system. This includes sensors on the SCCs and DPBs, all indicators within the box, and thermal (fan) control.

4 System Interaction and Serviceability

4.1 Labeling of logical domains

As described in Section 11, the drive domains are physically divided between the front and rear of the chassis via the two DPBs. However, as shown in Figure 4, the drives, compute modules, and I/O Modules are separated in a left/right fashion. Consequently, the correct logical division of the two domains must be made clear through highly visible labeling. An example of this is shown below, in a diagram of how Mylar labels can be used to clarify the FRU and drive location.

One important design point that makes drive swaps intuitive is to implement light pipes near the drives to bring the light from the activity/fault LEDs to a visible location. If the labels are metal-backed or are otherwise normally opaque, but clear over the light pipe area, this will help contain the light. Also, the drive numbers can also be opaque, essentially creating a backlit number for the drive slots. The shape pointing to the drive should be a trapezoid instead of a triangle to maximize space for drive numbers for clear identification of the drive slot, while at the same time making the direction of the indicator obvious. A close-up of the drives showing these indicators is shown in Figure 8.



Figure 7. Labeling of logical domains




Figure 8. Drive numbering label

4.2 LEDs and buttons

This section gives an overview of the various LEDs and buttons within Bryce Canyon. A summary of the user interface is shown in Figure 9.




Figure 9. User interface diagram

4.2.1 Front Panel Buttons and LEDs

In all chassis configurations, there will be a power button, reset button, system power LED, system fault LED, and a USB debug port. There will be two instantiations of the front panel, one for each of the two logical systems in the physical chassis. Due to space limitations on the drive plane board, these buttons and LEDs will be located on the front panel module, shown below.




Figure 10. Front panel LEDs and buttons

4.2.1.1 Power Button

The functionality of the power button is to physically turn on/off the hot swap controller that gates the power to one server subsystem of the Bryce Canyon system. This is used for service events, (such as server replacement or SCC replacement) to allow the technician to power off the server subsystem to perform this action. The button shall be a push-on/push-off type switch, so that the state is persistent until an operator pushes the button again. The system should ship with this button in the "ON" position.

4.2.1.2 Power LED

In order to minimize the space needed and to make servicing the system intuitive, the system power LED should be integrated into the power button. If this is not possible, a separate button and LED is acceptable. The LED shall be blue. The LED will have the ability to be controlled by both the SCC and the IOM's BMC to allow blink patterns for system identification. A blink pattern of 1s on, 1s off will indicate unit identification.

4.2.1.3 Reset Button

The reset button shall be a momentary on pushbutton switch with a black plunger. This reset button is routed to the SCC card. The system level reset (for the storage server configuration) is accomplished by the reset button on the IOM as described in more detail below.

4.2.1.4 Fault LED

The system fault LED informs the user of a problem with the system. This will be driven by the expander to indicate any faults that happen with the sensors monitored by the expander. The fault LED shall be a yellow LED.

4.2.1.5 USB Debug Port

The USB debug port on the front panel is used for the debug signals only. The USB 2.0 portion is not connected, but the USB 3.0 remapped signals enable the use of the debug card.

4.2.2 I/O Module Buttons and LEDs




Figure 11: LEDs and buttons on the Type V IOM (installed on the dual storage server)




Figure 12: LEDs and buttons on the Type VII IOM (installed on the single storage server head node)

4.2.2.1 Graceful Power Down Button

There is a pushbutton on the IOM that signals the BMC to perform a graceful shutdown of the server. The button can also be held for a longer duration to force shutdown the server.

4.2.2.2 System Reset Button

There is a reset button on the IOM that allows the operator to reset the system if required. This signal is routed to the BMC, which will control the reset for the system.

4.2.2.3 USB Debug Port

The USB debug port serves two purposes. The USB 2.0 pins route to a USB hub located on the IOM, and the five pins normally used for USB 3.0 are repurposed for the debug signaling.

4.2.2.4 Status/Fault LED

Similar to the Power LED and Fault LED on the front panel, the Status/Fault LED indicates the power status of the server (Mono Lake) and any fault on the sensors that are monitored by the BMC using a single bicolor LED. The table below summarizes the behavior of the Status and Fault LEDs on the IOM.

BMCMono LakeEventIOM bicolor LEDoffoffsystem offOffBootingoffBMC bootingSolid YellowonoffBMC ready, ML power offBlinking Yellow

Table 2: IOM Status/Fault LED indicator

on	on	ML ready, no faults	Solid blue
on	on	BMC Fault critical (BMC health, sensors health, NIC health)	Solid Yellow
on	on	ML Health/Fault Status Critical	Solid Yellow
on	off	BMC Fault critical (BMC health, sensors health, NIC health)	Solid Yellow
on	on	Expander Fault critical (Expander, sensors health)	Solid Blue
on	on	System identification	NA

4.2.2.5 MiniSAS HD LEDs

There is a single blue/yellow LED per MiniSAS HD port. The behavior of the LED is described below:

- Solid blue All four lanes up and linked at 12Gb SAS
- Solid yellow Fault/warning
- Off No cable present

4.2.3 Drive LED behaviors

Each drive slot has single light pipe with an LED indication as to the state of the drives. The behaviors are described below, and summarized in a table to identify the various states:

- Drive powered off/ not installed No LED illuminated
- Drive powered on and PHY linked to Storage Controller Card Blue LED illuminated
- Drive fault Yellow LED illuminated
- Drive identify Blinking yellow LED. If a drive is powered on, this behavior will show the yellow LED illuminated for one second, repeating. If the drive is powered off, this would appear as yellow LED on for one second, off for one second, repeating.

The following table identifies different conditions within the box, and the respective behaviors of the LEDs.

Table 3. Drive LED behaviors

Status	LED Indication	Blue (ACT)	Yellow (Fault)	Mechanical	Expander code
No Drive	No	Off	Off	Empty Slot	No
Drive Not Seated (or backwards)	No	Off	Off	Latch Won't Close	No
Drive Powered On, no Link	Yes	Blink (1s on, 1s off)	Off		Yes
Drive Powered On, SAS/SATA Link established	Yes	On	Off		Yes
Drive Faulted	Yes	Off	On		Yes
Drive Identify (Drive Off / Not Present)	Yes	Off	Blink (1s on, 1s off)		Yes
Drive Identify (Drive On)	Yes	Blink (1s on, 1s off)	Blink (1s on, 1s off)		Yes

For more information regarding drive LED behaviors, see Section 14.1 Drive LEDs.

4.2.4 Fan Module LEDs

The fan modules have LED indications to indicate the health of the fans:

- Blue When illuminated, indicates fan module health is good (actively controlled via the SCC)
- Yellow When illuminated, indicates a fan fault

4.3 Hard Drive Serial Number Window

Bryce Canyon features drive latches that have openings to allow the operator to scan the drive serial number if it confirms to the open window. The details of this window are shown in Figure 13.




Figure 13 - Hard Drive Serial Number Window

4.4 Service operations

The Bryce Canyon system provides hot swap controllers on the power rails, but the system will not support hot swap of the SCC, IOM, or compute module due to PCle surprise removal/insertion events. This functionality can be added later if needed, as the electrical subsystem supports this. The drive slots, however, all support hot plug.

4.4.1 Drive replacement

The drives are all hot pluggable, and it is up to the service flow if the drives are spun down or not before removal. To replace a drive, the latch should be opened and pulled up to remove the drive from the system. By pulling up on the latch once it is opened to a vertical position, the drive is partially removed from the system to allow easy access to grab the drive. A new drive can then be inserted, and then the latch can be closed to lock the drive into place.

4.4.2 SCC replacement

To replace the SCC, the A/B domain should be shut down via the power button on the front panel module. The power button is illuminated blue while the power is on, and turns off when the power is off to that

portion of the system. The SCC can then be removed, a new module installed, and then the power button can be pressed to turn the system back on.

4.4.3 IOM replacement

To replace the IOM, the A/B domain should be shut down via the power button on the front panel module. The power button is illuminated blue while the power is on, and turns off when the power is off for that portion of the system. The IOM can then be removed, and a new IOM module can be installed. If the fault was with the IOM, and the NIC and/or M.2 drives are OK, they can be transferred to the new IOM. The power button is pressed to turn the system back on.

4.4.4 NIC replacement

The NIC is installed as a module into the IOM, and thus requires the system to be shut down following the IOM instructions described in Section 4.4.3. To replace the NIC, the IOM is removed from the system, the NIC is replaced, and the IOM assembly is then reinstalled into the system.

4.4.5 Compute replacement

To replace the compute module, the A/B domain should be shut down via the power button on the front panel module. The power button is illuminated blue while the power is on, and turns off when the power is off to that portion of the system. The compute module can then be removed, a new module installed, and then the power button can be pressed to turn the system back on. The SSD and DIMMS are FRUs, and can be replaced separately if they are identified as failed instead of the compute module itself.

4.4.6 Fan module replacement

The fan modules are hot-swappable from the rear of the chassis. In most configurations the fan module consists of two fans integrated into an easy to service module. In the cold storage configuration there may only be a single fan contained in the module. It is expected that removing and replacing a fan will be a several-second operation. However, if the fan is removed for too long, the remaining fan module may increase its fan speeds in an effort to keep the system within its thermal operating limits. The fan module is considered the FRU, and will either be replaced as such, or the individual fans can be replaced individually at a later time.

4.4.7 Drive plane board replacement

There are two DPBs in the system, but these are always replaced as a single unit. For all intents and purposes, these should be considered as a single FRU – it is only divided due to manufacturing limitations. Replacing the DPB should be a rare event, but if it's required, perform the following:

- 1) Power down both sides of the system via the power buttons on the front panel.
- 2) Unplug the cables on the front of the system.
- 3) Go to the rear of the machine and remove the fan modules.
- 4) Pull the drawer out to its fully extended position.
- 5) On the back left of the system, just in front of the fans, unplug the power cable connector, which is a squeeze to release connector (depress the sides where there are latch features).
- 6) Remove the SCCs, IOMs, and compute modules.
- 7) Unlatch and lift up on all of the drives, which will hold them up and away from the DPB.
- 8) Unscrew two thumb screws on the bottom of the DPB assembly, and slide the DPB towards the front of the chassis and down to remove the board.

- 9) Install the new DPB assembly by aligning the guide features in the back, and sliding back and lifting up.
- 10) Follow steps 1-7 in the reverse order to put all of the components back into the system.

5 Rack Types

The Bryce Canyon platform will be used in a few configurations to meet the needs of several rack types, as outlined in the following sections.

5.1 Type V

The Type V rack configuration is expected to be the highest volume Bryce Canyon configuration. In this configuration, there are two storage servers with 36 drives each inside the Bryce Canyon chassis. The compute portion is an integrated 1S server.





Figure 14. Type V Rack Configuration

5.2 Type VII

The Type VII rack configuration is designed for cold storage applications. There will be two different Bryce Canyon configurations populated within a rack of this type. There will be main Bryce Canyon unit with compute, and two Bryce Canyon JBODs connected behind this, for a total of 210 drives in each functional system. In the base unit, there will be a single 1S server that connects to all drives in the base chassis. A unique Type VII rack configuration requirement is that only 70 of the 72 drives are populated. This supports the 210 drives needed, with 70 in the base unit and 140 in the two JBODs.






Figure 16. Type VII cabling diagram

The cabling between a Bryce Canyon with 1x Mono Lake and its two corresponding Bryce Canyon JBODs is shown in Figure 16. A custom Y-cable is used to connect the Single Server Configuration to the JBODs. Not shown is the internal cabling – one cable in the server connects the two SCCs together (i.e., daisy-chained expander ASICs), and two cables in each JBOD are used to connect the individual SCC cards inside the JBOD to the front panel MiniSAS HD ports.

6 System Performance

The system must be designed so that there is minimal degradation due to the system design. Several areas contribute to negative drive performance impact, such as surrounding disk drives and the fans. The system must be designed so that over the operating conditions, all drives are able to perform within the specified limits as outlined below.

The only exception to the requirements described above are during drawer removal and insertion operations for service. During these events, it is acceptable for the drive performance to be affected, but there must be no damage to the drives themselves (for example, head touchdown, etc.).

6.1 Normal Operating Environment (sustained operating conditions)

The system should have performance degradation <5% average across the system and <7% max over the course of normal operating environment (up to 35C, 1800m/6,000ft altitude), where each and every slot conforms to this <5% performance degradation requirement.

6.2 Unsustained Operating Conditions

The system should have performance degradation <10% max for any drive slot, and <10% average across the entire system. Examples of these operating conditions include single and multiple fan rotor failures, chassis intrusion during hot servicing of drives. This operating point includes the maximum temperature and altitude operating points (up to 35C, 1800m/6,000ft altitude).

7 Electrical Design

This section details the electrical design of the major system boards, the systems management topology, and other system details.

7.1 PCIe topology

There are 24 PCle Gen3 lanes which originate from the compute server slot. These connect to devices on the SCC and IOM. There will be two potential configurations for the PCle topology, depending on which IOM is installed. In all cases, however, an x8 goes to the SCC, and an x16 goes to the IOM. In one configuration of the IOM, x8 goes to the OCP Mezz slot, and the other x8 to a SAS IOC. In the second configuration, x8 goes to the OCP Mezz slot, and two x4s are connected to M.2 connectors.

7.1.1 PCIe Lane Mapping

Port configuration from the Broadwell-DE SoC is shown in Figure 17:




Figure 17. PCIe Port Configuration (Broadwell-DE)

The following table represents the different PCle ports across various configurations of the system.

1S Port Spec	0	1	2	3	4	5	
Intel Root Complex		10	U1		IC	IOU2	
Lanes	3-0	7-4	11-8	15-12	3-0	7-4	
Intel Port	3	9	3c	/ 3d	1 a		
Config 1	SAS	IOC			OCP Mez	zanine NIC	
Config 2	SAS	IOC	SAS	IOC	OCP Mezzanine NIC		
Config 3	SAS	IOC	M.2	M.2		zanine NIC	
Config 4	SAS	IOC	M 2	M 2	OCP Mez	zanine NIC	

Table 4. PCIe ports and configurations

Table 5 indicates the physical mapping of the ports routed from the 1S Server ports to IOM A and IOM B ports on the Front DPB PCB. It should be noted that lane reversal was utilized on port 1a in order to optimize the routing on the drive plane board.

1S Port Spec	0	1	2	3	4 5		
Intel Root Complex		10	U1		10	U2	
Intel Port	3	la	3c	/ 3d	1	a	
IOM A	0	-7	8-	15	16	-23	
ІОМ В	0	-7	8-	15	23	-16	
(Lane Reversed)	•	•	_	15	25-10		

Table 5. PCIe Port Routing on Bryce Canyon

The topology and port assignments for Bryce Canyon are shown below in a physical orientation for clarity.




Figure 18. Bryce Canyon PCIe Topology

7.1.2 PCIe Clocks & Resets

The PCle clocks and resets originate from the compute server, and connect to the various PCle devices in the system. The routing of the clocks and resets is shown in Figure 19.

Due to the nature of PCIe reset signals, buffers with Schmitt Triggers should be used if the traces are deemed too long to have a sufficient edge rate.




Figure 19. PCIe clock/reset block diagram

Table 6 shows the target pins on each IC that utilize the PCIe reset signals from the compute server. The IOM configurations in the table match the diagram shown in Figure 19 above. For all high-speed net names, refer to Table 15.

PCle Signal from Compute	Target Board	Target Device	Pin on Target Device
PCIE_COMP_A_TO_SCC_A_RST_0	SCC-A	IOC	SYS_RST_N[0]
PCIE_COMP_A_TO_IOM_A_RST_2	IOM-A	M.2 (0)	PERST#
PCIE_COMP_A_TO_IOM_A_RST_3	IOM-A	M.2 (1)	PERST#
PCIE_COMP_A_TO_IOM_A_RST_4	IOM-A	OCP Mezz	PERST_N0
PCIE_COMP_B_TO_SCC_B_RST_0	SCC-B	IOC	SYS_RST_N[0]
PCIE_COMP_B_TO_IOM_B_RST_2	IOM-B	IOC	SYS_RST_N[0]
PCIE_COMP_B_TO_IOM_B_RST_4	IOM-B	OCP Mezz	PERST_N0

Table 6. PCIe clock/reset signal targets

7.2 Systems management

The systems management on Bryce Canyon must take into account its modularity. As covered in Section 3.3, there are several configurations that are possible: two BMCs and two SAS expanders (Dual Storage Server), a single BMC and two SAS expanders (Single Storage Server), and with SAS expanders alone (JBOD).

The BMCs shall be AST2500 chips and run OpenBMC. DDR4 memory shall be used in conjunction with the AST2500.

7.2.1 Device management signaling

There are various connectivity protocols at work connecting the various devices and chips within the system. The Bryce Canyon design revolves around the following three configurations:

- Dual Storage Server: Two BMCs and two SAS expanders reside in the box.
 - The BMCs perform the bulk of the systems management functions, while requesting some information from the expanders over dedicated I2C lines (e.g., I2C_BMC-A_EXP-A, I2C_BMC-B_EXP-B). The expanders manage the functions related to the drives, such as drive insert, power control, and LEDs (e.g., I2C_DRIVE_A_FLT_LED). The expander also manages the IOC.
 - o Between the BMC and expander, there are some shared resources the elements on the SCC (FRUID, voltage monitor, etc.), as well as on the DPB (e.g., temperature sensors). Both the BMC and expander can initiate requests to poll the devices; however, this "multimaster" implementation can be augmented with GPIO lines between the BMC and expander. These lines can be used to request and grant access to these shared resources. Spare pins are provided for this reason.
 - o Each BMC manages its connected compute server, SCC, and drives independently from the other BMC. The only shared resource should be the fans and the busbar HSC (P12V_CLIP), the latter monitored by the expander (SCC-B-only by default).
- Single Storage Server: One BMC (e.g. BMC-A) and two expanders reside in the box. The singular BMC performs the bulk of the systems management functions. However, the BMC must be able to communicate to the second expander (I2C_BMC-A_EXP-B) in order to request information that is not directly accessible to the BMC.
- JBOD: Two SAS expanders reside in the box. They take over the entire systems management.

To accommodate for the various configurations, the BMCs need to be aware if another healthy BMC resides in the box and also the configurations of the SCCs (to distinguish between Dual Storage Server and Single Storage Server configurations). The expanders also need to be aware if healthy BMCs are present (to distinguish between JBOD from the other configurations). Several measures are taken to accomplish this:

- To establish presence, the presence (or "insert") pins are routed between all IOMs and SCCs (please see Figure 25. Presence detect block diagram)
- To self-identify location, slot identification bits are used (refer to Table 8. Slot ID ConfigurationTable 8. Slot ID Configuration)
- To identify hardware type, type identification bits are used (refer to Table 19 for SCC Type pin configurations)
- To establish health, a heartbeat signal is run from each BMC and expander to each of the other devices within the box (see Figure 26. Miscellaneous GPIO block diagram)

7.2.2 I2C topology

See Figure 21 for the I2C system block diagram. As mentioned above, the system is built to accommodate three separate configurations, and the I2C layer was designed with this criterion in mind.

For the I2C block diagram (Figure 21), the following key should be used:



Figure 20. I2C block diagram (Key)




Figure 21. I2C block diagram

Note that this topology was explicitly designed to minimize the use of multimaster I2C (save for the I2C_CLIP bus, out of necessity), as well as minimize the shared resources between A/B sides. This helps improve the stability of the system by reducing firmware complexity and enabling the same DPB to be used between all system configurations.

To this end, the I2C_SCC_A/B buses are controlled by their respective expanders only. However, multimaster can be enabled through a BOM population explicitly outlined in the block diagram.

The following tables list all I2C devices in both the JBOD and Dual configurations, the buses or signals those devices are attached to, and the particular device's I2C address. The table is broken down in several sections; first, the I2C buses that are common to all system configurations are listed, and then the buses specific to certain configurations are described. This division is also made clearer when referring to Figure 21.

Table 7. I2C Device ownership table

Bus Name (on DPB)	Master	Chan.	Device	I2C	Device	Purpose
[1] D	NDD	D I Ct	Charle C	Add.	Loc.	-
[1] Buses on SCC and D						
I2C_DPB_A/B	Expander	3	24LC64	0xA0	F/RDPB	DPBs FRUID EEPROM
						(Front/Rear for
						Side A/B)
			ADM1278	0x20	F/RDPB	HSC for
						P12V_A/B
						(Front/Rear for Side A/B)
			MAX31790	0x40	RDPB	TACH Monitor
			TMP75	0x40	Front IO	Temp Sensor
			TIVII 75	0.74	Board	Temp Sensor
			TMP75	0x92	RDPB	Temp Sensor
			ADC128D818	0x3A	F/RDPB	Voltage
						monitor for
						P5V_A/B_1/2/3/
						4 (Front/Rear for Side A/B)
I2C SCC A/B	Expander	2	CAT24C64W	0xA0	SCC	SCC FRUID
12C_3CC_A/B	Expander	_ Z	CA124C04VV	UXAU	300	EEPROM
			ADM1278	0x20	SCC	HSC SCC
			ADS1015	0x90	SCC	Voltage
						Monitor ADC
						for Expander
			A D C 1 0 1 E	0.00	000	power rails
			ADS1015	0x92	SCC	Voltage
						Monitor ADC for IOC
						power rails
						(not

Bus Name (on DPB)	Master	Chan.	Device	I2C Add.	Device Loc.	Purpose
						populated on JBOD SCC)
I2C_DRIVE_A/B_PWR	Expander	4	TCA9555	0x40	F/RDPB	Drive Power [0:15]
			TCA9555	0x42	F/RDPB	Drive Power [16:31]
			TCA9557	0x30	F/RDPB	Drive Power [32:35]
I2C_DRIVE_A/B_INS	Expander	5	TCA9555	0x44	F/RDPB	Drive Insert [0:15]
			TCA9555	0x46	F/RDPB	Drive Insert [16:31]
			TCA9555	0x48	F/RDPB	Drive Insert [32:35], Fan [0:3] Insert, IOM A/B Insert, SCC B/A (remote SCC) Insert
I2C_DRIVE_A/B_FLT_ LED	Expander	6	TCA9555	0x4C	F/RDPB	Drive Fault [0:15]
			TCA9555	0x4E	F/RDPB	Drive Fault [16:23] / Fan [0:3] LED
			TCA9555	0x4A	FDPB	Drive Fault [24:35]
I2C_EXP_A/B_DEBUG	Debug Card uC		TCA9555	Ox4E	Front IO Board	GPIO expander for Debug Header on Front IO Board
I2C_CLIP	Expander B (and A) (Multimaster)	7	ADM1278	0x20	RDPB	HSC P12V_CLIP
			! £ C C	20		
[2] Buses Unique to Du	Expander/IOC	ver Conf 8/4	LSISAS3008	0x0A	SCC	IOC to
120_100	Expandonio	0/ 1	2010/100000	ONO/ (Expander
I2C_IOC_SBL	IOC (SCC)		AT24C64	0xA0	SCC	SCC IOC SEEPROM
	man to Dual Ct	orogo or	d Cinala Ctara	no Confi	aurotion	
[3] Buses on IOM comr	BMC	4	TI Tiva MCU	0x40	Comp.	Bridge IC
_A/B	0		AST2500	0x20	IOM	BMC Slave

Bus Name (on DPB)	Master	Chan.	Device	I2C Add.	Device Loc.	Purpose
I2C_BMC_A/B_DPB_ A/B_MISC	BMC	6	PCA9555	0x48	FDPB	GPIO expander to IOM A/B, for Fan [0:3] insert, Remote IOM insert, SCC A/B insert, Local SCC type detect, drawer close, etc.
			ADM1278	0x20	Comp.	HSC for P12V_A/B_CO MP
I2C_IOM	BMC	1	24LC64	0xA0	IOM	FRUID EEPROM
			ADM1278	0x20	IOM	HSC IOM
			TMP75	0x90	IOM	Temp Sensor
			TMP75	0x94	IOM	Temp Sensor
			TMP75	0x98	IOM	Temp Sensor
I2C_MEZZ_OOB	BMC	13			IOM	OCPv2 Mezz OOB
I2C_MEZZ_FRU_SEN SOR	BMC	5		0x3E	IOM	OCPv2 Mezz Thermal Sensor
I2C_TPM	BMC	14	SLB9645	0x40	IOM	Trusted Platform Module
I2C_BMC_DEBUG	Debug Card uC		PCA9555	0x4E	IOM	GPIO expander for Debug Header on IOM
[4] Buses Unique to Du	ual Storage Ser	ver Conf	iguration of IO	M		
I2C_M2_1	BMC	8			IOM	M.2 (1) SMBUS
12C_M2_2	BMC	9			IOM	M.2 (2) SMBUS
[5] Buses Unique to Sir	ngle Storage Se	erver Cor	nfiguration of I	OM		
I2C_IOC	BMC/IOC	2/4	LSISAS3008	0x0A	IOM	IOC to BMC
I2C_IOC_SBL	IOC (IOM)		AT24C64	0xA0	IOM	IOM IOC SEEPROM
[6] Buses Between ION	M and SCC, con	nmon to	Dual Storage a	nd Singl	e Storage (Configurations

Bus Name (on DPB)	Master	Chan.	Device	I2C Add.	Device Loc.	Purpose
I2C_BMC_A/B_EXP_ A/B	BMC	4	LSISAS3x48	0x24	Local SCC	BMC to Expander Direct
I2C_BMC_A/B_EXP_ B/A	BMC	11	LSISAS3x48	0x24	Remote SCC	BMC to Remote Expander Direct

7.2.3 Serial Peripheral Interface (SPI) topology

The BMCs present on the I/O Modules require dual SPI ROMs to support secure boot.




Figure 22. SPI block diagram

7.2.4 Network Controller Sideband Interface (NC-SI) requirements

NC-SI is used to provide a high speed sideband between the BMC and the NIC.

7.2.5 Universal Asynchronous Receiver-Transmitter (UART) topology

The UART topology is outlined in Figure 23.

Bryce Canyon will support the new version of the OCP debug card, which uses a re-mapped USB 3.0 connector that routes the UART onto the SuperSpeed pins, and provides for a UART channel select. Refer to Section 20.12 for more details. The UART channel select has the following behavior: The microcontroller on the debug card controls a GPIO expander on Bryce Canyon via I2C. The GPIO expander then drives an output that mirrors the channel select button on the debug card. That is, when the button is pressed, the GPIO expander will pull the output low, and when the button is released, the GPIO expander will drive the output high. Because of this behavior, logic is required to count the pulses of this signal in order to transition between UART channels. The suggested implementation is to use a flip-flop (where this signal is connected as clock) to toggle between two states based on the rising edge of this signal. For the IOM debug header, the BMC can theoretically provide this logic, but the discrete logic implementation is preferred, simply to provide this functionality in the case where the BMC is unresponsive.

As indicated by the block diagram, the Compute console UART should be the default UART exposed to the debug port on the IOM. Similarly, the expander UART should be the default UART exposed to the debug port on the Front I/O Panel Riser.

The expander provides two UARTs. One (the Primary) is routed alongside the IOC UART to a UART multiplexer (MUX), which ultimately leads to the front panel debug connector. The Primary UART is

responsible for providing the user with a console interface when directly connected to the system. The other UART (the Secondary) is routed to a header on the SCC itself, as well as to the BMC. The Secondary UART is responsible for providing a mechanism to load expander firmware code directly onto the chip.

The intention is to provide a pathway for the BMC to re-flash the expander firmware in the event that the expander is completely unresponsive. However, this low-level functionality is very dangerous as errant control can inadvertently brick or break the expander. As a result, the UART bus switch to the BMC must be disabled by default, and intentionally enabled via a GPIO asserted by the BMC.

Lastly, the BMC (AST2500) provides capability of updating its firmware over UART. This path remains functional even if the BMC is non-functional. This UART is routed to the Compute Server, which allows for updates or firmware recovery by the host.




Figure 23. UART block diagram

7.2.6 USB topology

The USB topology is outlined in Figure 24. The debug header also functions as a USB port, which allows for connection of an external device (USB drive, keyboard, etc.) to the host compute server. Additionally, the BMC is connected as a device on the USB hub, which allows for a firmware upgrade path from the compute server.




Figure 24. USB block diagram

7.2.7 GPIO (insert) topology

The IOMs and SCCs become aware of the slot in which they have been installed through SLOT_ID pins. The exact configuration of the SLOT_ID pins is specified in Table 8. For all configurations, both pins must be electrically connected.

Board	SLOT_ID_0	SLOT_ID_1
IOM A	0	1
IOM B	1	0
SCC A	0	1
SCC B	1	0

Table 8. Slot ID Configuration

The presence detect of all removable devices is shown in Figure 25. Presence detect block diagram.




Figure 25. Presence detect block diagram

7.2.8 GPIO (miscellaneous) requirements

There are various "miscellaneous" GPIO signals that run within Bryce Canyon. The system-level block diagram of the GPIO layer can be seen in Figure 26. Miscellaneous GPIO block diagram. Among the various signals are two SPARE GPIOs, each routed from the Compute Server to the BMC and also to the expander. Several GPIOs are run between the BMC and the Mono Lake. The following table shows the mapping between these GPIOs and the Mono Lake implementation as defined in that specification (using the "A" side as an example).

Table 9. BMC-Mono Lake GPIO Mappings

Bryce Canyon Definition	Mono Lake Definition	Pin	Logic Level	Strapping on Mono Lake	Direction	Notes
COMP_A/B_ BMC_A/B_ SPARE_0	SVR_ID0	A5	3V3	4.7k PU	To BMC	Spare
COMP_A/B_ BMC_A/B_ SPARE_1	SVR_ID1	A6	3V3	4.7k PU	To BMC	Spare
COMP_A/B_ EXP_A/B_ SPARE_0	SVR_ID2	A9	3V3	4.7k PU	To Expander	Spare
BMC_A_ RESET	SVR_ID3	A10	3V3	N/A	To BMC	For Compute to reset BMC
COMP_A_ BMC_A_ ALERT	I2C_ALERT#	B12	3V3	N/A	To BMC	I2C alert
COMP_A_ POWER_ FAIL_N	POWER_ FAIL_N	B82	3V3	4.7k PU		Active low open drain signal with pullup on 1S server. Platform generates this signal and uses it as a big hammer to throttle 1S server down to lowest possible power state as fast as possible.
COMP_A_ FAST_ THROTTLE_N	FAST_ THROTTLE_N	A41	3V3	4.7k PU		Active low open drain signal with pullup on 1S server. When this signal is asserted by platform, it informs 1S server that base system is going to cut 12V power to 1S server in certain amount of time, which is predefined by base system. It is possible for 1S server

			to perform graceful
			shutdown
			based on this signal.




Figure 26. Miscellaneous GPIO block diagram

7.2.9 Fan control

Fan control is broken down into two zones, which are denoted as "Zone C" and "Zone D." Zone C controls fans 1 and 2, which mostly affect the compute modules and SCCs, and Zone D controls fans 0 and 3, which mostly affect the drives. The layout of these fans is depicted in Figure 80. System mechanical layout Figure 80. System mechanical layout.

All BMCs and expanders will set a desired PWM for both Zone C and Zone D to the respective PWM comparator, which uses the highest of the four signals to set all fan speeds for that zone. In return, the TACH signals of all four fans (eight rotors in total) will be read by two independent TACH monitors, one corresponding to each system within the box. Both the expander and the BMC can poll their TACH monitor in a multimaster I2C arrangement. Should multimaster wish to be avoided, the BMC can opt to poll the fan information from the expander.




Figure 27. PWM and TACH block diagram

7.2.10 Reset and Power Enable

System power on/off and reset control depends on the configuration. Figure 28. Power and Reset signal overview block diagram shows the complete topology for the entire system, and is intended to show all necessary hardware connections that would necessitate the desired control scheme. The following block diagrams show the specific implementation from the perspective of various boards.

Regardless of configuration, all systems have buttons that are accessible on the Front IO Panel (see Section 4.2), which is hidden behind the front sheet metal (see Section 19.5). The power buttons (for sides A and B)

are hard power-off buttons that turn off the HSC supplying that respective side (see DPB_PWR_BTN_A/B on the diagram). If both sides are powered off, this will also switch off power to the fans (FAN_EN). This is intended to prevent the fans from running at full speed if there are no controllers to control the PWM. The reset buttons are intended to reset the expander (see DPB_RST_BTN_A/B_N). This reset is not a Power-On-Reset.

7.2.10.1 Integrated (Dual) Configuration

In this configuration, each BMC/expander pair is responsible for controlling its own side of the system. Upon initial power application to the IOM (P12V_IOM_PGOOD), the standby converters turn on to provide power to the BMC and NIC. The BMC is aware of this status (IOM_STBY_PGOOD). At the same time, upon initial power application to the SCC (P12V_SCC_PGOOD), the standby converters turn on to provide power for necessary end devices (e.g., FRUID EEPROM, voltage monitors) that the BMC can query in this standby scenario. The BMC is also aware of this status (SCC_A/B_STBY_PGOOD).

The BMC can control power to the remainder of the SCC (SCC_FULL_PWR_EN), which controls the converters that power the SAS expander and IOC. Upon successful sequencing of these converters (SCC_FULL_PGOOD), both chips are brought out of Power-On-Reset. The BMC is also aware of this event.

The expander is responsible for controlling power to the drives according to its spin-up/down algorithm. The P5V to the drives should already be available before this point, since it is automatically enabled once power is applied. The expander controls the Field-Effect Transistors (FETs) that gate power to individual drives.

The IOM also houses major functional components. In this configuration, the BMC controls power to the converters that supply the M.2 (IOM_FULL_PWR_EN). The BMC is also aware of this event (IOM_FULL_PGOOD).

The Compute Server houses a bridge IC that exposes some management capability for the server. The BMC can control the power to this by turning on the HSC to the Compute Server (COMP A/B PWR EN).

At this point, all major functional components should be turned on, and all PCIe devices should be held in PCIe reset, because the CPU on the Compute Server has not been switched on. The BMC handles this via COMP_A/B_PWR_BTN_N.

To power off the system gracefully, a button on the IOM should be pressed and held (IOM_PWR_BTN_N). To reset the Compute module, a button on the IOM should be pressed (IOM_RST_BTN_N), which the BMC uses to reset the module (SYS_A/B_RESET_N).

The Debug Card on the IOM has a reset button that, when pressed, can be read by the BMC (DEBUG_RST_BTN_N).

The BMC can also initiate a chip reset to its attached expander (BMC_A/B_TO_EXP_A/B_RESET_N). This is not a Power-On-Reset.

Lastly, the BMC itself can be reset from the Compute Server, through COMP A/B TO BMC A/B RESET.

7.2.10.2 Integrated (Single) Configuration

In this configuration, there are two SCCs and one IOM installed. For illustration, we will assume IOM A is installed, although this configuration does not have side affinity.

BMC A and expander A pair is responsible for controlling its own side of the system. Expander B is responsible for controlling its own side of the system (namely, its drives). Upon initial power application to the IOM

(P12V_IOM_PGOOD), the standby converters turn on that provide power to the BMC and NIC. The BMC is aware of this status (IOM_STBY_PGOOD). At the same time, upon initial power application to the SCC (P12V_SCC_PGOOD), the standby converters turn on to provide power for necessary end devices (e.g., FRUID EEPROM, voltage monitors) that the BMC can query in this standby scenario. The BMC is also aware of this status (SCC_A/B_STBY_PGOOD).

SCC B only houses a SAS expander (no IOC) and, by virtue of minimizing SKUs, it has resistor strappings to enable it to turn on automatically once power is applied (SCC_FULL_PWR_EN goes high once SCC_STBY_PGOOD goes high). Upon successful sequencing of these converters (SCC_FULL_PGOOD), the SAS expander B is brought out of Power-On-Reset.

BMC A can control power to the remainder of the SCC A (SCC_A_FULL_PWR_EN), which controls the converters that power the SAS expander and IOC. Upon successful sequencing of these converters (SCC_FULL_PGOOD), both chips are brought out of Power-On-Reset. The BMC is aware of this event.

The expander is responsible for controlling power to the drives according to its spin-up/down algorithm. The P5V to the drives should already be available before this point, since it is automatically enabled once power is applied. The expander controls the FETs that gate power to individual drives.

The IOM also houses major functional components. In this configuration, the BMC controls power to the converters that supply its on-board IOC (IOM_FULL_PWR_EN). The BMC is also aware of this event (IOM_FULL_PGOOD).

The Compute Server houses a Bridge IC that exposes some management capability for the server. The BMC can control the power to this by turning on the HSC to the Compute Server (COMP_A_PWR_EN).

At this point, all major functional components should be turned on and all PCIe devices should be held in PCIe reset, because the CPU on the Compute Server has not been switched on. The BMC does so with COMP_A_PWR_BTN_N.

To power off the system gracefully, a button on the IOM should be pressed and held (IOM_PWR_BTN_N). Although SCC B is turned on automatically, BMC A can still turn it off (SCC_B_FULL_PWR_EN).

To reset the Compute module, a button on the IOM should be pressed (IOM_RST_BTN_N), which the BMC uses to reset the module (SYS_A_RESET_N).

The Debug Card on the IOM has a reset button that, when pressed, can be read by the BMC (DEBUG RST BTN N). Currently, there are no plans to use this button.

The BMC can also initiate a chip reset to its attached expander (BMC_A_TO_EXP_A_RESET_N). This is not a Power-On-Reset.

Lastly, the BMC itself can be reset from the Compute Server, through COMP_A_TO_BMC_A_RESET.

7.2.10.3 JBOD Configuration

In this configuration, there are no BMCs. The two SCCs installed only have SAS expanders present (i.e., they are the same SKU as SCC B as described in the Integrated [Single] Configuration).

The SCC has resistor strappings to enable it to turn on automatically once power is applied (SCC_FULL_PWR_EN goes high once SCC_STBY_PGOOD goes high). Upon successful sequencing of these converters (SCC_FULL_PGOOD), SAS expander B is brought out of Power-On-Reset.

The expander is responsible for controlling power to the drives according to its spin-up/down algorithm. The P5V to the drives should already be available before this point, since it is automatically enabled once power is applied. The expander controls the FETs that gate power to individual drives.

The system can only be powered off and reset from the Front IO Panel.




Figure 28. Power and Reset signal overview block diagram




Figure 29. Power and Reset system overview block diagram




Figure 30. I/O Module Power and Reset block diagram




Figure 31. Storage Controller Card Power and Reset block diagram

7.2.11 Systems management signals and connections

This section includes details about the systems management signal scheme within Bryce Canyon.

7.2.11.1 Systems management signal strapping

The following tables denote various signals across the system and their default strapping value and direction (U = Up, D = Down). The tables also indicate whether buffers are required to re-drive a signal, where they should be located, and whether switches are required to prevent leakage in partial power-down scenarios.

In addition to the tables in this section, the GPIOs that specifically support the 1S server are outlined in Table 9.

Table 10. Resistor strapping table for I2C

Switch on IOM controlled by COMP_PWR_EN	Signal Name	DPB	IOM	SCC	Buffer	Notes
Converter on IOM). PU on SCC intended for level shifter. I2C_BMC_A EXP_B I2C_BMC_A DISC I2C_SCC_A I2.2kΩ U I2.2kΩ U I2.2kΩ U I3.2kΩ U I3.	I2C_BMC_A_				Darrer	
Converter on IOM). Pull-up on DPB should be on Rear DF Switch on IOM controlled by P3V3_STBY_PGOOD (of P3 Converter on IOM) I2C_SCC_A 2.2kΩ U 2.2kΩ U 1kΩ U DPB SCC Switch on IOM controlled by P3V3_STBY_PGOOD (of P3 Converter on IOM). Buffer on DPB meant to buffer signal between IOM and 3 however, the path is 0Ω no-pop by default on DPB. PU on DPB both before and after buffer; values will need to be tuned if this I2C path is enabled. PU on SCC between level shifter and expander. I2C_DPB_A 2.2kΩ U 2.2kΩ U DPB Switch on IOM controlled by P3V3_STBY_PGOOD (of P3 Converter on IOM).		2.2k Ω U	2.2k Ω U	1kΩ U	SCC	
MISC I2C_SCC_A 2.2kΩ U 2.2kΩ U 1kΩ U DPB Switch on IOM controlled by P3V3_STBY_PGOOD (of P3 converter on IOM). Buffer on DPB meant to buffer signal between IOM and 3 however, the path is 0Ω no-pop by default on DPB. PU on DPB both before and after buffer; values will need to be tuned if this I2C path is enabled. PU on SCC between level shifter and expander. I2C_DPB_A 2.2kΩ U 2.2kΩ U DPB Switch on IOM controlled by P3V3_STBY_PGOOD (of P3 converter on IOM).		2.2k Ω U	2.2k Ω U	1k Ω U		Switch on IOM controlled by P3V3_STBY_PGOOD (of P3V3 converter on IOM). Pull-up on DPB should be on Rear DPB.
SCC converter on IOM). Buffer on DPB meant to buffer signal between IOM and 3 however, the path is 0Ω no-pop by default on DPB. PU of DPB both before and after buffer; values will need to be tuned if this I2C path is enabled. PU on SCC between level shifter and expander. I2C_DPB_A 2.2kΩ U DPB Switch on IOM controlled by P3V3_STBY_PGOOD (of P3 converter on IOM).		2.2k Ω U	2.2k Ω U			Switch on IOM controlled by P3V3_STBY_PGOOD (of P3V3 converter on IOM)
converter on IOM).	I2C_SCC_A	2.2kΩ U	2.2kΩ U	1kΩ U		Buffer on DPB meant to buffer signal between IOM and SCC; however, the path is 0Ω no-pop by default on DPB. PU on DPB both before and after buffer; values will need to be tuned if this I2C path is enabled.
	I2C_DPB_A	2.2kΩ U	2.2k Ω U		DPB	Buffer on DPB meant to buffer signal between IOM and SCC; however, the path is 0Ω no-pop by default on DPB. Pull-up on DPB both before and after buffer; values will need to be tuned if this I2C path is enabled.
		'		•		
I2C_MEZZ_OOB 2.2kΩ U						
I2C_MEZZ_FRU_ 2.2k Ω U SENSOR			2.2k Ω U			
12C_IOM 2.2k Ω U	I2C_IOM		2.2k Ω U			
12C_TPM 2.2k Ω U	I2C_TPM		2.2k Ω U			
I2C_BMC_DEBUG 2.2kΩ U	I2C_BMC_DEBUG		2.2k Ω U			
12C_M2_1 2.2k Ω U 1OM Two pull-up values are listed for different sides of level shifter.	I2C_M2_1				IOM	· ·
12C_M2_2 2.2k Ω U 1OM Two pull-up values are listed for different sides of level shifter.	I2C_M2_2				IOM	
12C_IOC (on IOM) 2.2kΩ U 1OM For IOC on IOM (not to be confused with IOC on SCC). If up should be before and after level shifter.	I2C_IOC (on IOM)				IOM	For IOC on IOM (not to be confused with IOC on SCC). Pull- up should be before and after level shifter.
I2C_IOC_SBL (on IOM)2.2kΩ UIOMFor IOC on IOM (not to be confused with IOC on SCC).	,				IOM	

Signal Name	DPB	IOM	SCC	Buffer	Notes
I2C_DRIVE_A_INS	2.2k Ω U		1kΩ U	SCC	Pull-up on SCC between level shifter and expander.
				DPB	
I2C_DRIVE_A_	2.2k Ω U		1kΩ U	SCC	Pull-up on SCC between level shifter and expander.
FLT_LED				DPB	
I2C_DRIVE_A_	2.2k Ω U		1kΩ U	SCC	Pull-up on SCC between level shifter and expander.
PWR				DPB	
I2C_CLIP	2.2k Ω U		1kΩ U	SCC	Pull-up on SCC between level shifter and expander.
				DPB	
I2C_IOC (on SCC)			2.2k Ω U		
I2C_IOC_SBL (on			2.2k Ω U		
SCC)					
I2C_EXP_A_			2.2k Ω U		On Front IO Panel
DEBUG					

Table 11. Resistor strapping table for GPIO (Presence Detect/Insert)

Signal Name	DPB	IOM	SCC	Ruffer	Notes
COMP_A_INS_N	100k Ω U	TOW		Darrer	100Ω pull-down on Pin A1 of both Primary and Secondary connectors of 1S Server (as per spec). Pull-ups on DPB exist for both connectors; both of these insert pins must be pulled low for COMP_A_INS_N to be pulled low.
DEBUG_CARD_ PRSNT_N		100k Ω D			Pull-up on debug card
DRAWER_CLOSED_N	10k Ω U				
DRIVE_A_[0:35]_ INS_N	10k Ω U				
FAN_0_INS_N	100k Ω U				
FAN_1_INS_N	100k Ω U				
FAN_2_INS_N	100k Ω U				
FAN_3_INS_N	100k Ω U				
IOM_A_ SLOT_ID_[0:1]	(config- dependent)		100k Ω U		Pull-up on IOM to P3V3; pull-down exists on DPBs, strapping depends on the slot
IOM_A_HSC_EN_N	0Ω D		10k Ω U		Inverted logic. Pull-up on IOM to P12V on pre- charge pins to drive inverter, which drives HSC enable pin low. When last-mate pin on SCC engages pull-down on DPB, inverter will drive HSC enable pin high.
IOM_A_INS_N	100k Ω U		0 Ω D		Pull-down on IOM to indicate to other boards that the SCC is inserted
MEZZ_PRSNT_A1_N		See notes			See OCP Mezzanine 2.0 Spec v1.0 for implementation
MEZZ_PRSNT_A120_N		See notes			See OCP Mezzanine 2.0 Spec v1.0 for implementation
SCC_A_ SLOT_ID_[0:1]	(config- dependent)		10k Ω U		Pull-up on SCC to P1V8; pull-down exists on DPBs, strapping depends on the slot
SCC_A_HSC_EN_N	0Ω D		10k Ω U		Inverted logic. Pull-up on SCC to P12V on pre- charge pins to drive inverter, which drives HSC enable pin low. When last-mate pin on SCC engages pull-down on DPB, inverter will drive HSC enable pin high.

SCC_A_INS_N	100k Ω U		0 Ω D	Pull-down on SCC to indicate to other boards that the SCC is inserted
TPM_PRSNT_N		10k Ω U		

Table 12. Resistor strapping table for GPIO (Miscellaneous)

Signal Name	DPB	IOM	SCC	Buffer	Notes
BMC_A_HEARTBEAT				SCC	Level shifted to expander on SCC
BMC_A_MISC_ALERT _N	100k Ω U	4.7k Ω U		DPB	Pull-ups reside on opposite sides of the buffer.
DRIVE_A_[035]_ PWR	100k Ω D				
DRIVE_A_[035]_ FLT_LED	100k Ω D				
DRIVE_A_[035]_INS	10k Ω U				
DRIVE_INSERT_ ALERT_A	10k Ω U		10k Ω U	SCC	Pull-up on SCC between level shifter and expander. Wired-OR connection between all GPIO expanders.
ENCL_FAULT_LED_ A_N	10k Ω U			SCC	Any device can pull the line low to drive the LED. Level shifted to expander on SCC
ENCL_PWR_LED_ A_N	10k Ω U			SCC	Any device can pull the line low to drive the LED. Level shifted to expander on SCC
IOM_TYPE_[03]		(config- dependent)			See Table 24 for setting of pull-up/pull-downs on IOM. All of these exist solely on the IOM, since only the BMC needs to be notified of this information.
M2_1_ALERT_N		4.7k Ω U			
M2_1_ALERT_N		4.7k Ω U			
MEZZ_ALERT_N		4.7k Ω U			
SCC_A_HEARTBEAT				SCC	Level shifted to expander on SCC
SCC_TYPE_[03]	10k Ω U		(config- dependent)		See Table 19 for setting of pull-downs on SCC.

Table 13 describes the signals used for Reset/Power control to the boards of the system. Because these types of signals encapsulate fairly complicated logic (i.e., they depend on many inputs, and drive many outputs as a result), Table 13 serves as a guideline for the design, rather than an exhaustive description of the implementation. In general, these signals need to be buffered to ensure clean edges and prevent back-feeding in partial power-off scenarios.

Table 13. Resistor strapping table for GPIO (Reset/Power Control)

Signal Name	DPB	IOM	SCC	Buffer	Notes
BMC_A_EXP_A_		4.7k Ω U		DPB	
RESET_N					
BMC_TO_EXP_			10k Ω U	SCC	Pull-up on SCC after level shifter
RESET_N					
(called					
SCC_A_RESET_N on					
DPB)					

Signal Name	DPB	IOM	SCC	Ruffer	Notes
COMP_A_PGOOD	10k Ω U)		Darror	HSC has open-drain output
					' '
COMP_A_PWR_ BTN_N		10k Ω U			
COMP_A_PWR_EN	TBD Ω D			DPB	Final value may need to be tuned based on which voltage rail is driving this signal
DEBUG_RST_BTN_N		4.7k Ω U			
DPB_PWR_BTN_A_N	10k Ω U 10k Ω U			DPB	Pull-ups on both sides of buffer
FAN_EN				DPB	Driven from OR gate
FW_RESET_N			10k Ω U	SCC	Signal should be buffered before used as a chip reset on expander/IOC.
IOM_FULL_PGOOD		4.7k Ω U 4.7k Ω U		IOM	Pull-ups before and after level shifter. Signal should be buffered before used as a chip reset on IOC.
IOM_FULL_PWR_EN					BMC should have push-pull output
IOM_PWR_BTN_N		4.7k Ω U 4.7k Ω U		IOM	Pull-ups on both sides of buffer
IOM_STBY_PGOOD		4.7k Ω U			
SCC_FULL_PGOOD			Multiple	SCC	This signal is ultimately routed to the SCC connector so it can be read by other devices from the DPB; however, on the SCC it must drive Power-On-Resets and Resets of the expander and IOC, so the exact implementation is not described in this specification.
SCC_FULL_PWR_EN			$\Omega\Omega$ (JBOD) TBD Ω (Integrated)	SCC	In JBOD configuration, SCC_FULL_PWR_EN should be wired to SCC_STBY_PGOOD (since the entire power sequence should be automatically enabled without BMC intervention). In the Integrated configuration (with IOC), the BMC should be able to gate the IOC/expander core power. There are two implementation options, depending on whether the BMC output is configured as push-pull or open-drain.
SCC_STBY_PGOOD			10k Ω U	SCC	
SYS_A_RESET_N	100k Ω D			IOM DPB	Pull-down on DPB at 1S Server connector side

7.2.11.2 Systems management signals count for connectors

The following table describes the systems management signals that cross the boards in the system. That is, this table contains the pin counts for the board-to-board connectors, as well as the counts for the I2C GPIO expanders on the DPB (illustrated in Figure 25. Presence detect block diagram and Figure 26. Miscellaneous GPIO block diagram). This is meant as a guide to provision the number of pins available.

The net names given are from the DPB perspective, since all system signals must traverse this board.

Table 14. Systems management signals count for connectors

Signal Name (DPB Ref)	Signal	IOM-	IOM-A	IOM-	IOM-B	SCC-	SCC-A	DPB	SCC-	SCC-B
	Туре	А	GPIO Exp.	В	GPIO Exp.	А	GPIO Exp.		В	GPIO Exp.
BMC_A_EXP_A_RESET_N	GPIO	1			2,761	1				ΣΛΡ1
BMC_A_EXP_A_SPARE_0	GPIO	1				1				
BMC_A_EXP_A_SPARE_1	GPIO	1				1				
BMC_A_HEARTBEAT	PWM	1		1		1		1	1	
BMC_A_MISC_ALERT	GPIO	1								
BMC_A_RESET_N	GPIO	1								
BMC_B_EXP_B_RESET_N	GPIO			1				1	1	
BMC_B_EXP_B_SPARE_0	GPIO			1				1	1	
BMC_B_EXP_B_SPARE_1	GPIO			1				1	1	
BMC_B_HEARTBEAT	PWM	1		1		1		1	1	
BMC_B_MISC_ALERT	GPIO			1						
BMC_B_RESET_N	GPIO			1						
COMP_A_BMC_A_ALERT	GPIO	1								
COMP_A_BMC_A_SPARE_0	GPIO	1								
COMP_A_BMC_A_SPARE_1	GPIO	1								
COMP_A_EXP_A_SPARE_0	GPIO					1				
COMP_A_FAST_	GPIO	1								
THROTTLE_N										
COMP_A_INS_N	GPIO		1							
COMP_A_PGOOD	GPIO		1							
COMP_A_POWER_FAIL_N	GPIO	1								
COMP_A_PWR_BTN_N	GPIO	1								
COMP_A_PWR_EN	GPIO	1								
COMP_B_BMC_B_ALERT	GPIO			1						
COMP_B_BMC_B_SPARE_0	GPIO			1						
COMP_B_BMC_B_SPARE_1	GPIO			1						
COMP_B_EXP_B_SPARE_0	GPIO							1	1	
COMP_B_FAST_	GPIO			1						
THROTTLE_N	0010									
COMP_B_INS_N	GPIO				1					
COMP_B_PGOOD	GPIO				1					
COMP_B_POWER_FAIL_N	GPIO			1						
COMP_B_PWR_BTN_N	GPIO			1						
COMP_B_PWR_EN	GPIO			1						
DPB_PWR_BTN_A	INPUT							1		
DPB_PWR_BTN_B	INPUT							1		
DRAWER_CLOSED_N	GPIO		1		1	6.1	1	1		1
DRIVE_A_[0:35]_ACT	GPIO					36			0.4	
DRIVE_B_[0:35]_ACT	GPIO								36	
DRIVE_INSERT_ALERT_A_N	GPIO					1				

Signal Name (DPB Ref)	Signal Type	IOM- A	IOM-A GPIO Exp.	IOM- B	IOM-B GPIO Exp.	SCC- A	SCC-A GPIO Exp.	DPB	SCC- B	SCC-B GPIO Exp.
DRIVE_INSERT_ALERT_B_N	GPIO		LAP.		LAP.		LAP.		1	LΛP.
ENCL_FAULT_LED_A_N	GPIO	1				1				
ENCL_FAULT_LED_B_N	GPIO			1		·		1	1	
FAN_0_INS_N	GPIO		1	•	1		1	1		1
FAN_1_INS_N	GPIO		1		1		1	1		1
FAN_2_INS_N	GPIO		1		1		1	1		1
FAN_3_INS_N	GPIO		1		1		1	1		1
I2C_BMC_A_COMP_A	I2C	2								
I2C_BMC_A_EXP_A	I2C	2				2				
I2C_BMC_A_EXP_B	I2C	2						2	2	
I2C_BMC_A_MISC	I2C	2								
I2C_BMC_B_COMP_B	I2C			2						
I2C_BMC_B_EXP_A	I2C			2		2				
I2C_BMC_B_EXP_B	I2C			2				2	2	
I2C_BMC_B_MISC	I2C			2						
I2C_CLIP	I2C					2		2	2	
I2C_DPB_A	I2C	2				2		2		
I2C_DPB_B	I2C			2				2	2	
I2C_DRIVE_A_FLT_LED	I2C					2				
I2C_DRIVE_A_INS	I2C					2				
I2C_DRIVE_A_PWR	I2C					2				
I2C_DRIVE_B_FLT_LED	I2C								2	
I2C_DRIVE_B_INS	I2C								2	
I2C_DRIVE_B_PWR	I2C								2	
I2C_SCC_A	I2C	2				2				
I2C_SCC_B	I2C			2				2	2	
IOM_A_INS_N	GPIO	1			1		1	1		1
IOM_A_SLOT_ID_0	STRAP	1								
IOM_A_SLOT_ID_1	STRAP	1								
IOM_B_INS_N	GPIO		1	1			1	1		1
IOM_B_SLOT_ID_0	STRAP			1						
IOM_B_SLOT_ID_1	STRAP	_		1						
P12V_IOM_A	PWR	5		_						
P12V_IOM_B	PWR	22		5						
PCIE_COMP_A_TO_IOM_A_ [8:23]_DP/N	PCIe (Diff.)	32								
PCIE_COMP_A_TO_IOM_A_	PCIe	6								
CLK_[2:4]_DP/N	(Diff.)	0								
PCIE_COMP_A_TO_IOM_A_	PCIe	3								
RST_[2:4]	1 010	3								
PCIE_COMP_A_TO_SCC_A_	PCle					2				
CLK_0_DP/N	(Diff.)									
PCIE_COMP_A_TO_SCC_A_	PCIe					1				
RST_0										
PCIE_COMP_B_TO_IOM_B_ [8:23]_DP/N	PCIe (Diff.)			32						
PCIE_COMP_B_TO_IOM_B_	PCIe			6						
CLK_[2:4]_DP/N	(Diff.)									
PCIE_COMP_B_TO_IOM_B_	PCIe			3						
RST_[2:4]										

Signal Name (DPB Ref)	Signal Type	IOM- A	IOM-A GPIO Exp.	IOM- B	IOM-B GPIO Exp.	SCC- A	SCC-A GPIO Exp.	DPB	SCC- B	SCC-B GPIO Exp.
PCIE_COMP_B_TO_SCC_B_	PCIe							2	2	
CLK_0_DP/N	(Diff.)									
PCIE_COMP_B_TO_SCC_B_	PCIe							1	1	
RST_0										
PCIE_IOM_A_TO_COMP_A_	PCle	32								
[8:23]_DP/N	(Diff.)									
PCIE_IOM_B_TO_COMP_B_	PCle			32						
[8:23]_DP/N	(Diff.)									
PWM_BMC_A_ZONE_C	PWM	1						1		
PWM_BMC_A_ZONE_D	PWM	1		-1				1		
PWM_BMC_B_ZONE_C	PWM			1				1		
PWM_BMC_B_ZONE_D	PWM			1		-		1		
PWM_SCC_A_ZONE_C	PWM					1		1		
PWM_SCC_A_ZONE_D	PWM					1		1	1	
PWM_SCC_B_ZONE_C	PWM									
PWM_SCC_B_ZONE_D SCC_A_FULL_PGOOD	PWM GPIO		1			1			1	
SCC_A_FULL_PGOOD SCC_A_FULL_PWR_EN	GPIO	1		1		1				
SCC_A_HEARTBEAT	PWM	1		1		1		1	1	
SCC_A_INS_N	GPIO	1	1		1	1		1	1	1
SCC_A_INS_N SCC_A_SLOT_ID_0	STRAP		1		'	1		1		'
SCC_A_SLOT_ID_0	STRAP					1				
SCC_A_STBY_PGOOD	GPIO		1			1				
SCC_A_STBY_PWR_EN	GPIO	1	'			1				
SCC_A_TYPE_0	GPIO	'	1	1		1		1		
SCC_A_TYPE_1	GPIO		1	•		1		,		
SCC_A_TYPE_2	GPIO		1			1				
SCC_A_TYPE_3	GPIO		1			1				
SCC_B_FULL_PGOOD	GPIO				1			1	1	
SCC_B_FULL_PWR_EN	GPIO	1		1				1	1	
SCC_B_HEARTBEAT	PWM	1		1		1		1	1	
SCC_B_INS_N	GPIO		1		1		1	1	1	
SCC_B_SLOT_ID_0	STRAP								1	
SCC_B_SLOT_ID_1	STRAP								1	
SCC_B_STBY_PGOOD	GPIO				1			1	1	
SCC_B_STBY_PWR_EN	GPIO			1				1	1	
SCC_B_TYPE_0	GPIO	1			1			1	1	
SCC_B_TYPE_1	GPIO				1			1	1	
SCC_B_TYPE_2	GPIO				1			1	1	
SCC_B_TYPE_3	GPIO				1			1	1	
SYS_A_RESET_N	GPIO	1				1				
SYS_B_RESET_N	GPIO			1				1	1	
SYS_PWR_LED_A	GPIO	1				1				
SYS_PWR_LED_B	GPIO			1				1	1	
UART_COMP_A	GPIO	2								
UART_COMP_B	GPIO			2						
UART_EXP_A	GPIO					2				
UART_EXP_B	GPIO							2	2	
UART_IOC_A	GPIO					2				
UART_IOC_B	GPIO							2	2	

Signal Name (DPB Ref)	Signal Type	IOM- A	IOM-A GPIO Exp.	IOM- B	IOM-B GPIO Exp.	SCC- A	SCC-A GPIO Exp.	DPB	SCC- B	SCC-B GPIO Exp.
UART_SDB_A	GPIO	2				2				
UART_SDB_B	GPIO			2				2	2	
USB_COMP_A	Diff. (85 Ω)	2								
USB_COMP_B	Diff. (85Ω)			2						

7.2.11.3 Board net naming reference

Table 15 identifies how connected nets are represented or named differently on various boards, as well as the purpose of those specific signals. This table only includes signals passing through connectors – leveraging this, the signal as it is referred to on the DPB is used as the reference when referring to local or on-board signals. For example, the net "BMC_A_EXP_A_SPARE_0" is called just that on the DPB, "EXP_SPARE_0" on the IOM, and "BMC_SPARE_0" on the SCC.

Table 15. Net naming cross-reference

Signal Name	Signal	IOM-A	IOM-B	SCC-A	SCC-B	Notes
(DPB Ref)	Туре	10111011	40141014			40)
12V_IOM	PWR	12V_IOM	12V_IOM			12V power input to IOM
BMC_A_EXP_ A_RESET_N	GPIO	BMC_TO_EXP_ RESET_N		BMC_TO_EXP_ RESET_N		Direct signal for BMC to reset SAS expander
BMC_A_EXP_ A_SPARE_0	GPIO	EXP_SPARE_0		BMC_SPARE_0		Extra GPIO between IOM_A and SCC_A
BMC_A_EXP_ A_SPARE_1	GPIO	EXP_SPARE_1		BMC_SPARE_1		Extra GPIO between IOM_A and SCC_A
BMC_A_ HEARTBEAT	PWM	BMC_LOC_ HEARTBEAT	BMC_RMT_ HEARTBEAT	BMC_LOC_ HEARTBEAT	BMC_RMT_ HEARTBEAT	BMC_A heartbeat output
BMC_A_ MISC_ALERT	GPIO	DPB_MISC_ ALERT				
BMC_A_ RESET_N	GPIO	RESET_N				
BMC_B_EXP_ B_RESET_N	GPIO		BMC_TO_EXP_ RESET_N		BMC_TO_EXP_ RESET_N	Direct signal for BMC to reset SAS expander
BMC_B_EXP_ B_SPARE_0	GPIO		EXP_SPARE_0		BMC_SPARE_0	Extra GPIO between IOM_B and SCC_B
BMC_B_EXP_ B_SPARE_1	GPIO		EXP_SPARE_1		BMC_SPARE_1	Extra GPIO between IOM_B and SCC_B
BMC_B_ HEARTBEAT	PWM	BMC_RMT_ HEARTBEAT	BMC_LOC_ HEARTBEAT	BMC_RMT_ HEARTBEAT	BMC_LOC_ HEARTBEAT	BMC_B heartbeat output
BMC_B_ MISC_ALERT	GPIO		DPB_MISC_ ALERT			
BMC_B_ RESET_N	GPIO		RESET_N			
COMP_A_ BMC_A_ ALERT	GPIO	COMP_ALERT				
COMP_A_ BMC_A_ SPARE_0	GPIO	COMP_SPARE_ 0				Extra GPIO between IOM_A and COMP_A
COMP_A_ BMC_A_ SPARE_1	GPIO	COMP_SPARE_ 1				Extra GPIO between IOM_A and COMP_A
COMP_A_ EXP_A_ SPARE_0	GPIO			COMP_SPARE_ 0		Extra GPIO between SCC_A and COMP_A
COMP_A_ FAST_ THROTTLE_N	GPIO	COMP_FAST_ THROTTLE_N				HOTPROC-equivalent signal to COMP_A

Signal Name (DPB Ref)	Signal Type	IOM-A	IOM-B	SCC-A	SCC-B	Notes
COMP_A_	GPIO	(expander)				Primary compute
INS_N	0.10	(олранаен)				module insertion signal
COMP_A_	GPIO	(expander)				J
PGOOD		, ,				
COMP_A_	GPIO	COMP_				Compute power failure
POWER_FAIL		POWER_FAIL				signal
_N		_N				
COMP_A_	GPIO	COMP_PWR_				Power button for
PWR_BTN_N		BTN_N				COMP_B
COMP_A_	GPIO	COMP_PWR_				
PWR_EN	CDIO	EN	COMP ALERT			
COMP_B_ BMC_B_	GPIO		COMP_ALERT			
ALERT						
COMP_B_	GPIO		COMP_SPARE_			Extra GPIO between
BMC_B_	OI 10		0			IOM_B and COMP_B
SPARE_0						
COMP_B_	GPIO		COMP_SPARE_			Extra GPIO between
BMC_B_			1			IOM_B and COMP_B
SPARE_1						
COMP_B_EXP	GPIO				COMP_SPARE_	Extra GPIO between
_B_SPARE_0	0010		00110 5107		0	SCC_B and COMP_B
COMP_B_	GPIO		COMP_FAST_ THROTTLE_N			HOTPROC-equivalent signal to COMP_B
FAST_ THROTTLE_N			INKOTTLE_IN			Signal to COIVIP_D
COMP_B_INS	GPIO		(expander)			Primary compute
_N	di io		(схранист)			module insertion signal
COMP_B_	GPIO		(expander)			
PGOOD			,			
COMP_B_	GPIO		COMP_			Compute power failure
POWER_FAIL			POWER_FAIL			signal
_N			_N			
COMP_B_	GPIO		COMP_PWR_			Power button for
PWR_BTN_N	ODIO		BTN_N			COMP_B
COMP_B_ PWR_EN	GPIO		COMP_PWR_ EN			
DRAWER_	GPIO	(expander)	(expander)	(expander)	(expander)	Box drawer sensor
CLOSED_N	51 10	(CAPULICITY	(caparidor)	(CAPATIACI)	(expander)	input
DRIVE_A_	GPIO			DRIVE_[0:35]_		Drive activity GPIOs
[0:35]_ACT				ACT		
DRIVE_B_	GPIO				DRIVE_[0:35]_	Drive activity GPIOs
[0:35]_ACT					ACT	
DRIVE_	GPIO			DRIVE_INSERT_		Drive and Module
INSERT_				ALERT_N		insert interrupt (from
ALERT_A	CDIO				DDIVE INICEDE	GPIO expander) Drive and Module
DRIVE_ INSERT_	GPIO				DRIVE_INSERT_ ALERT_N	insert interrupt (from
ALERT_B					ALLINI_IN	GPIO expander)
ENCL_FAULT	GPIO	ENCL_FAULT_		ENCL_FAULT_		,5060.)
_LED_A_N		LED_N		LED_N		
ENCL_FAULT	GPIO		ENCL_FAULT_		ENCL_FAULT_	
_LED_B_N			LED_N		LED_N	

Signal Name (DPB Ref)	Signal Type	IOM-A	IOM-B	SCC-A	SCC-B	Notes
FAN_0_INS_N	GPIO	(expander)	(expander)	(expander)	(expander)	FAN_0 insertion signal
FAN_1_INS_N	GPIO	(expander)	(expander)	(expander)	(expander)	FAN_1 insertion signal
FAN_2_INS_N	GPIO	(expander)	(expander)	(expander)	(expander)	FAN_2 insertion signal
FAN_3_INS_N	GPIO	(expander)	(expander)	(expander)	(expander)	FAN_3 insertion signal
I2C_BMC_A_ COMP_A	I2C	I2C_COMP				BMC_A to COMP_A direct I2C bus
I2C_BMC_A_	I2C	I2C_EXP_LOC		I2C_BMC_LOC		BMC_A to EXP_A direct I2C bus
EXP_A I2C_BMC_A_	I2C	I2C_EXP_RMT			I2C_BMC_RMT	BMC_A to EXP_B
EXP_B I2C_BMC_A_	I2C	I2C_DPB_MISC				direct I2C bus
MISC I2C_BMC_B_	I2C		I2C_COMP			BMC_B to COMP_B
COMP_B						direct I2C bus
I2C_BMC_B_ EXP_A	I2C		I2C_EXP_RMT	I2C_BMC_RMT		BMC_B to EXP_A direct I2C bus
I2C_BMC_B_ EXP_B	I2C		I2C_EXP_LOC		I2C_BMC_LOC	BMC_B to EXP_B direct I2C bus
I2C_BMC_B_ MISC	I2C		I2C_DPB_MISC			
I2C_CLIP	I2C			I2C_CLIP	I2C_CLIP	I2C bus for P12V_CLIP HSC
I2C_DPB_A	I2C	I2C_DPB		I2C_DPB		I2C bus for devices on DPB_A
I2C_DPB_B	I2C		I2C_DPB		I2C_DPB	I2C bus for devices on DPB_B
I2C_ DRIVE_A_ FLT_LED	I2C			I2C_DRIVE_ FLT_LED		I2C bus for drive fault LED (GPIO expander)
I2C_ DRIVE_A_INS	I2C			I2C_DRIVE_INS		I2C bus for drive insertion (GPIO expander)
I2C_ DRIVE_A_ PWR	I2C			I2C_DRIVE_ PWR		I2C bus for drive power (GPIO expander)
I2C_ DRIVE_B_ FLT_LED	I2C				I2C_DRIVE_ FLT_LED	I2C bus for drive fault LED (GPIO expander)
I2C_ DRIVE_B_INS	I2C				I2C_DRIVE_INS	I2C bus for drive insertion (GPIO expander)
I2C_ DRIVE_B_ PWR	I2C				I2C_DRIVE_ PWR	I2C bus for drive power (GPIO expander)
I2C_SCC_A	I2C	I2C_SCC		I2C_SCC		I2C bus for devices on SCC_A
I2C_SCC_B	I2C		I2C_SCC		I2C_SCC	I2C bus for devices on SCC_B
IOM_A_ INS_N	GPIO	IOM_LOC_ INS_N	(expander)	(expander)	(expander)	IOM_A insertion signal

Signal Name (DPB Ref)	Signal Type	IOM-A	IOM-B	SCC-A	SCC-B	Notes
IOM_A_ SLOT_ID_0	STRAP	SLOT_ID_0				IOM Slot ID
IOM_A_ SLOT_ID_1	STRAP	SLOT_ID_1				IOM Slot ID
IOM_B_ INS_N	GPIO	(expander)	IOM_LOC_ INS_N	(expander)	(expander)	IOM_B insertion signal
IOM_B_ SLOT_ID_0	STRAP		SLOT_ID_0			IOM Slot ID
IOM_B_ SLOT_ID_1	STRAP		SLOT_ID_1			IOM Slot ID
PCIE_COMP_ A_TO_IOM_A _CLK _[2:4]_DP/N	PCle	PCIE_COMP_ TO_IOM_ CLK_[2:4]_ DP/N				Compute PCIe Clock outputs to IOM
PCIE_COMP_ A_TO_IOM_A _RST_[2:4]	PCle	PCIE_COMP_ TO_IOM_ RST_[2:4]				Compute PCIe Reset outputs to IOM
PCIE_COMP_ A_TO_SCC_A _CLK_0_DP/N	PCle			PCIE_COMP_ TO_SCC_ CLK_0_DP/N		Compute PCIe Clock output to SCC
PCIE_COMP_ A_TO_SCC_A _RST_0	PCle			PCIE_COMP_ TO_SCC_ RST_0		Compute PCIe Reset output to SCC
PCIE_COMP_ B_TO_IOM_B _CLK _[2:4]_DP/N	PCle		PCIE_COMP_ TO_IOM_ CLK_[2:4]_ DP/N			Compute PCIe Clock outputs to IOM
PCIE_COMP_ B_TO_IOM_B _RST_[2:4]	PCle		PCIE_COMP_ TO_IOM_ RST_[2:4]			Compute PCIe Reset outputs to IOM
PCIE_COMP_ B_TO_SCC_B _CLK_0_DP/N	PCle				PCIE_COMP_ TO_SCC_ CLK_0_DP/N	Compute PCIe Clock output to SCC
PCIE_COMP_ B_TO_SCC_B _RST_0	PCle				PCIE_COMP_ TO_SCC_ RST_0	Compute PCIe Reset output to SCC
PWM_BMC_A _ZONE_C	PWM	PWM_OUT_ ZONE_C				BMC_A fan control PWM output
PWM_BMC_A _ZONE_D	PWM	PWM_OUT_ ZONE_D				
PWM_BMC_B _ZONE_C	PWM		PWM_OUT_ ZONE_C			BMC_B fan control PWM output
PWM_BMC_B _ZONE_D	PWM		PWM_OUT_ ZONE_D			
PWM_SCC_A _ZONE_C	PWM			PWM_OUT_ ZONE_C		SCC_A fan control PWM output
PWM_SCC_A _ZONE_D	PWM			PWM_OUT_ ZONE_D		
PWM_SCC_B _ZONE_C	PWM				PWM_OUT_ ZONE_C	SCC_B fan control PWM output
PWM_SCC_B _ZONE_D	PWM				PWM_OUT_ ZONE_D	

Signal Name (DPB Ref)	Signal Type	IOM-A	IOM-B	SCC-A	SCC-B	Notes
SCC_A_FULL_ PGOOD	GPIO	(expander)		SCC_FULL_PG OOD		
SCC_A_FULL_ PWR_EN	GPIO	SCC_LOC_ FULL_PWR_EN	SCC_RMT_ FULL_PWR_EN	SCC_FULL_ PWR_EN		
SCC_A_ HEARTBEAT	PWM	SCC_LOC_ HEARTBEAT	SCC_RMT_ HEARTBEAT	SCC_LOC_ HEARTBEAT	SCC_RMT_ HEARTBEAT	SCC_A Heartbeat output
SCC_A_ INS_N	GPIO	(expander)	(expander)	SCC_LOC_INS_ N	(expander)	SCC_A insertion signal
SCC_A_SLOT _ID_0	STRAP			SLOT_ID_0		SCC Slot ID
SCC_A_SLOT _ID_1	STRAP			SLOT_ID_1		SCC Slot ID
SCC_A_STBY _PGOOD	GPIO	(expander)		SCC_STBY_ PGOOD		
SCC_A_STBY _PWR_EN	GPIO	SCC_LOC_ STBY_PWR_EN		SCC_STBY_ PWR_EN		
SCC_A_ TYPE_0	GPIO	(expander)	SCC_RMT_ TYPE_0	SCC_TYPE_0		SCC Type Identifier output (JBOD indicator bit)
SCC_A_ TYPE_1	GPIO	(expander)		SCC_TYPE_1		SCC Type Identifier output
SCC_A_ TYPE_2	GPIO	(expander)		SCC_TYPE_2		SCC Type Identifier output
SCC_A_ TYPE_3	GPIO	(expander)		SCC_TYPE_3		SCC Type Identifier output
SCC_B_FULL_ PGOOD	GPIO		(expander)		SCC_FULL_ PGOOD	
SCC_B_FULL_ PWR_EN	GPIO	SCC_RMT_ FULL_PWR_EN	SCC_LOC_ FULL_PWR_EN		SCC_FULL_ PWR_EN	
SCC_B_ HEARTBEAT	PWM	SCC_RMT_ HEARTBEAT	SCC_LOC_ HEARTBEAT	SCC_RMT_ HEARTBEAT	SCC_LOC_ HEARTBEAT	SCC_B Heartbeat output
SCC_B_INS_N	GPIO	(expander)	(expander)	(expander)	SCC_LOC_ INS_N	SCC_B insertion signal
SCC_B_ SLOT_ID_0	STRAP				SLOT_ID_0	SCC Slot ID
SCC_B_ SLOT_ID_1	STRAP				SLOT_ID_1	SCC Slot ID
SCC_B_STBY _PGOOD	GPIO		(expander)		SCC_STBY_ PGOOD	
SCC_B_STBY _PWR_EN	GPIO		SCC_LOC_ STBY_PWR_EN		SCC_STBY_ PWR_EN	
SCC_B_ TYPE_0	GPIO	SCC_RMT_ TYPE_0	(expander)		SCC_TYPE_0	SCC Type Identifier output (JBOD indicator bit)
SCC_B_ TYPE_1	GPIO		(expander)		SCC_TYPE_1	SCC Type Identifier output
SCC_B_ TYPE_2	GPIO		(expander)		SCC_TYPE_2	SCC Type Identifier output
SCC_B_ TYPE_3	GPIO		(expander)		SCC_TYPE_3	SCC Type Identifier output
SYS_A_ RESET_N	GPIO	SYS_RESET_N		SYS_RESET_N		Release all devices from RESET

Signal Name (DPB Ref)	Signal Type	IOM-A	IOM-B	SCC-A	SCC-B	Notes
SYS_B_ RESET_N	GPIO		SYS_RESET_N		SYS_RESET_N	Release all devices from RESET
SYS_PWR_ LED_A		SYS_PWR_LED		SYS_PWR_LED		
SYS_PWR_ LED_B			SYS_PWR_LED		SYS_PWR_LED	
UART_ COMP_A	GPIO	UART_COMP				UART from IOM_A to COMP_A
UART_ COMP_B	GPIO		UART_COMP			UART from IOM_B to COMP_B
UART_EXP_A	GPIO			UART_EXP		UART from EXP_A to USB 3.0 debug header
UART_EXP_B	GPIO				UART_EXP	UART from EXP_B to USB 3.0 debug header
UART_IOC_A	GPIO			UART_IOC		UART from IOC_A to USB 3.0 debug header
UART_IOC_B	GPIO				UART_IOC	UART from IOC_B to USB 3.0 debug header
UART_SDB_A	GPIO	UART_SDB		UART_SDB		
UART_SDB_B	GPIO		UART_SDB		UART_SDB	
USB_ COMP_A	GPIO	USB_COMP				COMP_A USB for USB 3.0 connector
USB_ COMP_B	GPIO		USB_COMP			COMP_B USB for USB 3.0 connector

7.2.11.4 High-speed signal naming reference

Table 16 shows all of the signal names for SAS and PCle-related signals on a per-board basis.

Table 16. PCIe and SAS signal naming

Board	Function	Source	Destination	Net Name
Name	ranction	304100	Destination	Net Name
SCC	SAS	SCC_EXP	HDD	PHY_SCC_TO_DPB_[0:35]_DP/N [TX]
				PHY_DPB_TO_SCC_[0:35]_DP/N [RX]
		SCC_EXP	Internal Connector	PHY EXP TO CONN [0:3] DP/N [TX]
		_		PHY_CONN_TO_EXP_[0:3]_DP/N [RX]
	PCIe	COMP_A/B	SCC_IOC	PCIE_SCC_TO_COMP_[0:7]_DP/N [TX]
				PCIE_COMP_TO_SCC_[0:7]_DP/N [RX]
	PCIe Clock	COMP_A/B	SCC_IOC	PCIE_COMP_TO_SCC_CLK_0_DP/N
	PCIe Reset	COMP_A/B	SCC_IOC	PCIE_COMP_TO_SCC_RST_0
DPB-A	SAS	SCC_A_EXP	HDD_A	PHY_DRV_A_TO_SCC_A_[0:35]_DP/N [TX]
(Front				PHY_SCC_A_TO_DRV_A_[0:35]_DP/N [RX]
DPB)	PCIe	COMP_A/B	SCC_A/B_IOC	PCIE_COMP_A/B_TO_SCC_A/B_[0:7]_DP/N [TX]
				PCIE_SCC_A/B_TO_COMP_A/B_[0:7]_DP/N [RX]
		COMP_A/B	IOM_A/B_IOC/M.2	PCIE_COMP_A/B_TO_IOM_A/B_[8:15]_DP/N [TX]
				PCIE_IOM_A/B_TO_COMP_A/B_[8:15]_DP/N [RX]
		COMP_A/B	IOM_A/B_OCP	PCIE_COMP_A/B_TO_IOM_A/B_[16:23]_DP/N [TX]
				PCIE_IOM_A/B_TO_COMP_A/B_[16:23]_DP/N [RX]
	PCIe Clock	COMP_A/B	SCC_A/B_IOC	PCIE_COMP_A/B_TO_SCC_A/B_CLK_0_DP/N
		COMP_A/B	IOM_A/B_IOC/M.2	PCIE_COMP_A/B_TO_IOM_A/B_CLK_[2:3]_DP/N
		COMP_A/B	IOM_A/B_OCP	PCIE_COMP_A/B_TO_IOM_A/B_CLK_4_DP/N
	PCIe Reset	COMP_A/B	SCC_A/B_IOC	PCIE_COMP_A/B_TO_SCC_A/B_RST_0
		COMP_A/B	IOM_A/B_IOC/M.2	PCIE_COMP_A/B_TO_IOM_A/B_RST_[2:3]
		COMP_A/B	IOM_A/B_OCP	PCIE_COMP_A/B_TO_IOM_A/B_RST_4
DPB-B	SAS	SCC_B_EXP	HDD_B	PHY_SCC_B_TO_DRV_B_[0:35]_DP/N [RX]
(Rear				PHY_DRV_B_TO_SCC_B_[0:35]_DP/N [TX]
DPB)	PCIe	COMP_B	SCC_B_IOC	PCIE_COMP_B_TO_SCC_B_[0:7]_DP/N [TX]
				PCIE_SCC_B_TO_COMP_B_[0:7]_DP/N [RX]
	PCIe Clock	COMP_B	SCC_B_IOC	PCIE_COMP_B_TO_SCC_B_CLK_0_DP/N
	PCIe Reset	COMP_B	SCC_B_IOC	PCIE_COMP_B_TO_SCC_B_RST_0
IOM	SAS	IOM_IOC	External	PHY_IOC_TO_CON_A_[0:3]_DP/N [TX]
			Connector A	PHY_CON_A_TO_IOC_[0:3]_DP/N [RX]
			External	PHY_IOC_TO_CON_B_[0:3]_DP/N [TX]
			Connector B	PHY_CON_B_TO_IOC_[0:3]_DP/N [RX]
	PCIe	COMP_A/B	IOM_IOC/M.2	PCIE_COMP_TO_IOM_[8:15]_DP/N [RX]
		0.01.15.1/5	1011 000	PCIE_IOM_TO_COMP_[8:15]_DP/N [TX]
		COMP_A/B	IOM_OCP	PCIE_COMP_TO_IOM_[16:23]_DP/N [RX]
	DOI: OL: -I	COMP A/B	1014 100/140	PCIE_IOM_TO_COMP_[16:23]_DP/N [TX]
	PCIe Clock	COMP_A/B	IOM_IOC/M.2	PCIE_COMP_TO_IOM_CLK_[2:3]_DP/N
	DCIa David	COMP_A/B	IOM_OCP	PCIE_COMP_TO_IOM_CLK_4_DP/N
	PCIe Reset	COMP_A/B	IOM_IOC/M.2	PCIE_COMP_TO_IOM_RST_[2:3]
		COMP_A/B	IOM_OCP	PCIE_COMP_TO_IOM_RST_4

7.3 Signal integrity requirements

7.3.1 SAS/SATA

All drive slots must be capable of 12Gb and 6Gb SAS, and tested to a BER of 1 in 10⁻¹⁵. When testing SATA 6Gb, the BER compliance should be tested to a BER of 1 in 10⁻¹⁴.

7.3.2 PCIe

All drive slots must be capable of PCle Gen3, and tested to a BER of 1 in 10^{-15.}

7.4 ESD compliance

The Bryce Canyon Chassis shall be designed such that all ESD events that may occur while interacting with the buttons, LEDs and connectors accessible from the front of the chassis, will be handled gracefully. This will be implemented with appropriate ESD protection devices. This includes, but is not limited to, the nets interfacing with the power and reset buttons, the USB and UART signals on the debug headers, as well as all externally interfaced LEDs that do not go through a long light pipe that would isolate them from ESD events. These ESD protection devices must be placed on the PCB as close to the component as feasible, with the ground path to dissipate the ESD event routed as short as possible to the ground plane.

8 Power

8.1 Power topology




Figure 32. System power block diagram

Figure 32 shows the overall power topology of the system. The specific implementation in the SCC and IOM will be covered in later sections.

The power topology breaks the two logical domains into separate power domains, each of which are protected by a hot-swap controller. Isolating the "A" side power from the "B" side power reduces the chance of failure on one side propagating to the other.

Because the fans are supplied by a voltage rail common to both A/B sides, care must be taken such that hot-swap of the fans will not bring down the voltage to either A/B side.

8.2 System grounding topology

The grounding topology of the system shall be implemented in such a way that there is a singular signal ground entry and exit point from the entirety of the PCB assembly to chassis ground. This is done to prevent any possible ground loops from forming. This will be accomplished by electrically isolating all PCBs from connection points to the chassis. This includes all screw down points, clamped metal features, support walls, etc. The topology of this proposal is demonstrated below in Figure 33.




Figure 33. System Grounding Topology

In order to have a good ground reference connection for the Bryce Canyon sliding drawer assembly, the grounding connection point will be implemented as a green 8 AWG wire screwed down to the Rear DPB, next to the power entry cable (In DVT, the power entry cable will be modified to allow the addition of the separate grounding wire to the connector). This ground wire will run through the cable track, and be connected to the outer shell of the Bryce Canyon chassis through a solidly connected bolt. The ground path will then travel through the chassis shell, into the support knives and into the rack. This additional grounding wire is necessary to provide a direct ground connection from the Bryce Canyon drawer to the outer chassis shell, and then to the earth grounded rack. This is needed because although there are metal rails attaching the drawer to the shell of the chassis, the rails are an electrically and mechanically dynamic system that will not provide a consistent or continuous ground path due to the rolling ball bearings, nylon bearing ball carriers and insulating grease coating all contact points.

8.2.1 Mechanical Interface Isolation Distance

Robust grounding isolation must be maintained between the PCB assembly signal ground, and all mechanical interfaces between the PCB assembly and the chassis. This restriction applies to all *non-electrically connected* screw and bolt holes, key-hole features, PEM® nuts and mounting points. In order to achieve this, a standard gap of 2mm, and an absolute minimum gap of 1mm, is necessary for all nets and planes on all layers of the PCB.

This gap extends radially from anywhere there will be an interface between mounting hardware and the PCBs. For anything contacting the top and/or bottom of the PCB, such as the maximum contact area of bolt head,

brackets, nuts, etc., there shall be a 2mm isolation gap extending out of this maximum contact area. For any mechanical holes penetrating the PCB assemblies, the 2mm isolation gap extends outward radially from the hole on all layers of the PCB. These restrictions are illustrated in Figure 34.



White – Maximum Mechanical Contact / Hole Area Red – No Routing Zone – 2mm Green – Unrestricted PCB Area




Figure 34. Mechanical Isolation Keep-Out Area

8.2.2 Connector Housing Ground Topology

In order to further ensure that there is a singular signal ground connection point to the system/chassis ground, the outer shells off all connectors on the front of the Bryce Canyon chassis must be isolated from signal ground on all PCBs through the connection of an RC filter network. This network serves two purposes – first, to electrically isolate the shells from chassis ground, and secondly, to provide a tuning mechanism in order to optimize and reduce EM emissions from the connectors. This will be implemented similar to Figure 35 below.




Figure 35. Connector Shield Isolation

The values of the resistor used should be 1 M Ω , and the parallel capacitor should have a value of 1000pF with a voltage rating on the order of 2KV.

8.3 12V busbar cable input

To enable the drawer to remain powered while the drawer is extended, a power cable is routed between a busbar clip and the drive plane board. One end of this cable has an ORv2 busbar clip, as detailed in the "Cubby: Three-bay shelf for Open Rack V2" specification¹. The cables leading from the clip are to be terminated into a squeeze-to-release receptacle (P/N: TE 1600798-1, or equivalent), which mates with a vertical plug on the Rear Drive Plane Board. The cable construction should contain six (7) 8AWG high-flex wires, three used for 12V, and 4 for GND.

1/9/2018 64

_

¹ http://files.opencompute.org/oc/public.php?service=files&t=db28490bdd3afbff048dbcceae8d9f44




Figure 36. Squeeze-to-release receptacle for power

8.4 Drive power requirements

This section outlines the requirements of power supplies to the hard drives.

8.4.1 Staggered spin up requirements

The system must implement a staggered spin up of the hard drives. The spin up algorithm should spin up the drives as fast as possible, while keeping the total chassis power under 1200W. To do this, the drives will need to be spun up in groups. The first group can have many drives, due to plenty of power being available, but care needs to be taken not to draw too much from the onboard regulators.

8.4.2 Hot-swap requirements

The drives must be capable of being electrically hot-swapped.

8.4.3 5V conversion failure domains

To maintain failure domains at an acceptable size, no more than nine HDDs shall be present behind a single 5V conversion, unless there is evidence of a better cost model by having fewer HDDs per converter.

8.4.4 5V conversion loading requirements

The 5V conversion should be able to maintain regulation at both full-load, as well as no-load (when all drives are powered off, or not inserted; this is distinctly separate from idle).

8.5 Hot-swap requirements

In addition to drives, all compute servers, IOMs, and SCCs should be capable of electrical hot-swap. That is, each of these components should be able to remove without bringing down any voltage rails in the chassis. Furthermore, the overall chassis should be able to be plugged into a live busbar without drooping the main 12V rail of the rack. To achieve this, each hot-swappable component is protected by a hot-swap controller.

All hot-swap controllers must support the following features:

- Over current protection (OCP), and short circuit protection
- Over voltage protection (OVP)
- Under voltage protection (UVP)

Power monitoring over I2C

As a reference, the ADM1278 part satisfies all of these requirements.

8.6 I/O Module power topology




Figure 37. I/O Module power block diagram

The I/O Module power topology is designed such that the necessary standby devices (BMC, OCP Mezz) are always powered. Additionally, the necessary connected devices that support the BMC and OCP Mezz (e.g., FRUID EEPROM, TPM, etc.) must also be powered. This is why the majority of the voltage rails shown above are listed as standby. Low-side switches allow for the M.2s and the normal P3V3 to the OCP Mezz to be turned off in standby mode, despite being supplied by a standby rail.

Due to the partial power on scenarios introduced by standby mode, all I2C lines and GPIOs that are connected to a device that is not supplied by a standby rail (i.e., a device that is off while the system is in standby) must be disconnected from the system via a FET switch/ CBT (Cross-Bar Technology). This eliminates the possibility of leakage or erroneous logic levels being introduced by the unpowered device. In the above diagram, the IOC and the SMBUS lines of the M.2 are examples of such devices that would require this disconnection.

8.7 Storage Controller Card power topology




Figure 38. Storage Controller Card power block diagram

The SCC power topology is designed similarly to that of the IO Module. In this case, the majority of the devices do not receive standby power; only the I2C devices that need to support the BMC in standby are powered (e.g., FRUID EEPROM).

Due to the partial power on scenarios introduced by standby mode, all I2C lines and GPIOs that are connected to a device that is not supplied by a standby rail (i.e., a device that is off while the system is in standby) must be disconnected from the system via a FET switch/CBT. This eliminates the possibility of leakage or erroneous logic levels being introduced by the unpowered device. In the above diagram, all I2C level shifters supplying the expander (which would also be unpowered) are examples of such devices that would require this disconnection.

8.8 Power budget

8.8.1 System power budget

The system power budget is limited by the busbar clip ampacity rating, which is 150A.

8.8.2 SCC connector power budget

The power budget of the SCC connector is driven by the worst-case draw of the IOC and SAS expanders, and the connector should be sized to support 5.5A @ 12V.

8.8.3 IOM connector power budget

The power budget of the IOM connector is driven by the worst-case draw of M.2, BMC, and NIC, and the connector should be sized to support 3.7A @ 12V.

8.8.4 DPB connector power budget

The DPB connector must support the A/B split power planes. The pins to support this split shall be allotted as per Table 17.

DPB Connector A Side B Side

Power Requirement [W] 705.89 178.42

Current Requirement [A] 58.82 14.87

Table 17. DPB connector power requirements

The power estimations that drive these requirements are shown in Table 18. Fans are not included as part of this estimation because they do not contribute to the DPB connector power requirement.

Table 18. Worst-case power per component

Component	A Side [W]	B Side [W]
Mono Lake	134.68	134.68
Drives	461.628	461.628
SCC	65.85	65.85
IOM	43.73	43.73
Fans	0	0

Total 705.89 705.89

8.9 Power sequencing

8.9.1 Refer to Section 7.2.10 Reset and Power Enable

[&]quot; for the power sequence and reset signal coordination across the entire system.

9 Storage Controller Card

The function of the SCC is to connect the server module to the drives inside the chassis. The SCC is comprised of two main ASICs – the SAS IOC and SAS expander. The SCC is designed to function under directives from the BMC on the IOM, or in certain configurations, autonomously using the SAS expander.

9.1 Storage Controller Card configuration diagram




Figure 39. Storage Controller Card Integrated configuration block diagram




Figure 40. Storage Controller Card JBOD configuration block diagram

9.2 Storage Controller Card configurations

The SCC has different configurations options built into the design to accommodate the various rack types Bryce Canyon can serve. There are two main configurations of the SCC. In the first, the "Integrated" variant, the SCC is populated with the SAS expander and I/O Controller, as well as various sensors and chips throughout the board. In the second, the "JBOD" configuration, the IOC and PCIe connector are removed, as well as all IOC-related logic and chips (including the IOC SEEPROM). Power and Reset signaling is also modified; additional information on Reset and Power Enable differences between card variants can be found in Section 7.2.10.

The SAS expander will also function as the main systems management controller in the JBOD configuration; additionally, in all configurations the expander will assume control of the chassis in the event of an I/O Module (BMC) failure. The health and present condition of the IOM BMC is determined from both a presence detector as well as a "Heartbeat" signal emanating from the BMC (see Section 7.2.1).

It should be noted that any signals necessary for the SCC to function in the JBOD or Single configurations of Bryce Canyon should be routed through the SAS connector, not the PCle connector, as the latter connector will be absent from the JBOD variant of the SCC. This includes all signals routed to the Remote-side IOM, SCC_FULL_PWR_EN (for fan switch enable), and any other relevant System Management signals. See Sections 20.6, 20.7, and 7.2 for details. For reference, the remote IOM signals are routed through the SAS connector is because the local IOM only ever utilizes the PCle connector, as there is no Bryce Canyon configuration where a local IOM is installed for an SCC operating in JBOD mode, but there is a configuration with solely a remote IOM installed (Single config.; see Section 3.4.2).

For each of the different configurations (Integrated and JBOD), four TYPE pins are strapped on the SCC to indicate to the system which variant (BOM population) of the SCC is inserted. Of the four pins, pin 0 is the JBOD-variant indicator pin. A table of the TYPE bit configurations can be found below. The TYPE bits on the design also takes into account possibility of the 2 major ASIC vendors that can be used for the SCC.

Variant	TYPE 0	TYPE 1	TYPE 2	TYPE 3
Integrated (Broadcom)	0	0	0	1
Integrated (Microsemi)	0	0	1	0
JBOD (Broadcom)	1	0	0	1
JBOD (Microsemi)	1	0	1	0

Table 19. SCC TYPE bits

9.2.1 Connector Configurations

The SCC has multiple connector configurations, which allow the card to be used in all system configurations. The connectors populated are dependent on the system Type (V/VII). For different connector configurations, refer to the table below.

Table 20. Storage Controller Card connector configuration

Configuration	Connectors on SCC-A	Connectors on SCC-B
Integrated SCC	M0, M1, M2, M3, INT	M0, M1, M2, M3, INT
JBOD SCC	M1, M2, M3, INT	M1, M2, M3, INT

9.2.2 Supplier variants

In theory, the SCC can be built with different vendor ASICs while providing the interfaces and features required by the product and staying within the power envelope desired. From this standpoint, there can be a Broadcom and a Microsemi version of the SCC, with the key component part numbers identified below.

SupplierIOC P/NExpander P/NBroadcomLSISAS3008 (Fury)LSISAS3x48 (Cobra)MicrosemiPM8068PM8055 SXP 48x12G

Table 21. SCC IOC/EXP variants (by supplier)

9.3 Storage Controller Card Design

The SCC is designed to function in multiple Bryce Canyon configurations (Dual, Single, and JBOD), and thus the two different SCC variants (Integrated and JBOD) are designed with this in mind. These variant differences are seen heavily in the Reset and Power Enable and Device management signaling sections, but also in the Systems management section as a whole. As an example of the adaptability of the system, there are dedicated I2C lines from both IOMs to each SCC (so that both BMCs can communicate with either expander if necessary), as well as spare GPIO connections from both the BMC and Compute server.

9.3.1 Drive Management

Communication with all 36 drives occurs through the SAS expander. Drive control signals are sent and received through 9 GPIO expanders (Insert, Power, and Fault), as well as directly by the SAS expander through the SAS connector (in the case of Drive Activity) – refer to Section 11.6 for additional details.

9.4 Storage Controller Card SAS PHY Mapping

The SAS PHY mapping is shown in Table 22. The table will be fully updated once the boards are routed and optimal placement has been determined.

SCC SAS	Front DPB	LED	Rear DPB	LED
SAS-0	Drive-28	LED32	Drive-28	LED32
SAS-1	Drive-29	LED33	Drive-29	LED33
SAS-2	Drive-35	LED39	Drive-35	LED39
SAS-3	Drive-34	LED38	Drive-34	LED38
SAS-4	Drive-33	LED37	Drive-33	LED37
SAS-5	Drive-32	LED36	Drive-32	LED36
SAS-6	Drive-31	LED35	Drive-31	LED35
SAS-7	Drive-30	LED34	Drive-30	LED34
SAS-12	Drive-0	LED0	Drive-5	LED5

Table 22. SCC SAS PHY mapping

SCC SAS	Front DPB	LED	Rear DPB	LED
SAS-22	Drive-7	LED7	Drive-10	LED14
SAS-23	Drive-6	LED6	Drive-11	LED15
SAS-24	Drive-12	LED16	Drive-12	LED16
SAS-25	Drive-13	LED17	Drive-13	LED17
SAS-26	Drive-14	LED18	Drive-14	LED18
SAS-27	Drive-15	LED19	Drive-15	LED19
SAS-28	Drive-24	LED28	Drive-24	LED28
SAS-29	Drive-25	LED29	Drive-25	LED29
SAS-30	Drive-26	LED30	Drive-26	LED30

SCC SAS	Front DPB	LED	Rear DPB	LED
SAS-13	Drive-1	LED1	Drive-4	LED4
SAS-14	Drive-2	LED2	Drive-3	LED3
SAS-15	Drive-3	LED3	Drive-2	LED2
SAS-16	Drive-4	LED4	Drive-1	LED1
SAS-17	Drive-5	LED5	Drive-0	LED0
SAS-18	Drive-11	LED15	Drive-6	LED6
SAS-19	Drive-10	LED14	Drive-7	LED7
SAS-20	Drive-9	LED13	Drive-8	LED12
SAS-21	Drive-8	LED12	Drive-9	LED13

SCC SAS	Front DPB	LED	Rear DPB	LED
SAS-31	Drive-27	LED31	Drive-27	LED31
SAS-32	Drive-16	LED20	Drive-16	LED20
SAS-33	Drive-17	LED21	Drive-17	LED21
SAS-34	Drive-23	LED27	Drive-23	LED27
SAS-35	Drive-22	LED26	Drive-22	LED26
SAS-36	Drive-21	LED25	Drive-21	LED25
SAS-37	Drive-20	LED24	Drive-20	LED24
SAS-38	Drive-19	LED23	Drive-19	LED23
SAS-39	Drive-18	LED22	Drive-18	LED22

9.5 Storage Controller Card PCB

9.5.1 Important Components & Interfaces

The following figures detail the major functional blocks of the SCC, and their placement on the PCBs. This is detailed for both versions of the SCC, the Type 5 version with expander and IOC, as well as the JBOD version with just the expander – the IOC being un-populated on the PCB.




Figure 41. SCC Type 5




Figure 42. SCC Type 7

9.5.2 PCB Key dimensions

Figure 43 shows the PCBA outline for the SCC.




Figure 43. SCC PCBA outline

9.5.3 PCB Stack up

The following table details the physical construction of the PCB, including layer count, layer designation, thicknesses, material choice, material performance, and material finishes as design specific controls for trace impedance.




Figure 44. SCC Stack Up

10 I/O Module

The I/O Module is designed to provide connectivity to the storage servers inside the Bryce Canyon system. There are two I/O Modules planned for the launch of Bryce Canyon – one for the main storage sever application, and one for a cold storage configuration. The IOM also contains the BMC, which manages the system, including the compute cards, Storage Controller Cards, and fans.

10.1 BMC

The BMC used on the Bryce Canyon IOMs is an Aspeed AST2500 running an OpenBMC software stack. The following firmware upgrade paths should be supported: I2C, USB, and UART. The UART path must be supported even when the BMC firmware is non-functional.

10.2 IOM Variants

10.2.1 NIC & Flash

The NIC & Flash IOM will provide connectivity for an OCP NIC via eight lanes of PCIe Gen3 as well as 2x M.2 connectors routed with four lanes of PCIe Gen3 for future growth. The OCP NIC supports 25/50Gb NICs using the 5mm stack height connector option. Continue reading for the vendors supported on this platform for the NIC module.




Figure 45. I/O Module block diagram (NIC & Flash variant)

10.2.1.1 M.2 & NVM enablement

The IOM supports two M.2 slots, which support both 2280 and 22110 modules.

- Connector: The connectors are socket 3 type, M key, with a 5.8mm stack height.
- Power Support: The M.2 slots should have the ability to draw up to 4.5A each, in order to support high powered modules and/or charging of super caps/batteries for an NVM device.
- Super Cap/Battery: The IOM must have a cutout to allow for a later addition of a super capacitor or battery to enable NVM modules to be used in the M.2 slots. Only one place for this module needs to be supported. The mechanical envelope for the module is shown in Figure 46.




Figure 46. IOM super-cap envelope

10.2.2 NIC & SAS Expansion

The NIC & SAS Expansion IOM will provide connectivity for an OCP NIC via eight lanes of PCle Gen3, and a SAS IOC also connected via eight lanes of PCle Gen3. There will be two variants of this NIC module to allow multi-vendor support. The boards will be otherwise identical, with the exception of the IOC chip and its support logic.

Variant	Supplier	NIC P/N
А	Mellanox	MCX4411B-ACAN_FB
В	Broadcom	BCM957302M3021CBK

Table 23. 25Gbps NIC Expansion variants

There are two MiniSAS HD external (SFF-8644) connectors present on the IOM. There shall be at least two footprint-compatible connector options.




Figure 47. I/O module block diagram (NIC & SAS Expansion variant)

10.2.3 IOM Type Bits

To identify the different IOM variants to the BMC, dedicated General Purpose Inputs (GPIs) on the BMC shall be strapped up/down depending on the BOM population of the IOM. This is done so that the BMC does not have to query the attached devices on the IOM to self-identify. The type bits are defined as follows:

Table 24. IOM type bits

Variant	TYPE 0	TYPE 1	TYPE 2	TYPE 3
M.2 Variant	0	0	0	1
IOC Variant	0	0	1	0

10.3 Connectors

10.3.1 OCP Mezzanine

The IOM supports "Connector A" from the OCP Mezzanine NIC specification. This connector routes x8 lanes of PCIe Gen3. The part number used on the IOM is FCI 61082-121402LF. The IOM does not populate connectors B or C, but may reserve the footprints for future use.

The Bryce Canyon IOM only supports 5mm stack height OCP NICs, as opposed to the more common 8mm stack height. The mechanical retention mechanism must ensure that an 8mm OCP NIC will not seat in correctly.

10.3.2 USB Debug

The IOM will have a USB 3.0 debug port, which re-maps pins provided by a standard USB 3.0 Type-A connector. The pin mapping is shown in Section 20.12. This debug header will connect the USB 2.0 portion of the connector to the compute server USB lanes. The UARTs that will route to the debug mux selection come from the BMC and compute server.

The debug header requires a few circuits on the IOM board to allow the UART selection, port 80 codes, etc.




Figure 48. Baseboard reference schematic for USB 3.0 debug card

10.4 TPM

The IOM must support the same TPM implementation as used in Tioga Pass. For reference, the part number is SLB9645TT1-2FW133-33.

10.5 USB Connectivity

The IOM features a two or four port USB hub to connect the compute server to the BMC and the external USB connector. The topology is shown in Section 7.2.6.

10.6 I/O Module PCB

10.6.1 Important Components & Interfaces

The following figures detail the major functional blocks of the IOM, and their placement on the PCBs. This is detailed for both versions of the IOM, the Type 5 version with BMC and M.2 flash cards, as well as the JBOD version with just the BMC in addition to the IOC for downstream JBOD chassis.




Figure 49. I/O Module placement (Dual Storage Server configuration)




Figure 50. I/O Module placement (Single Storage Server configuration)

10.6.2 PCB Key dimensions

The figures below show the PCBA outline for the IOM (both NIC & SAS Expansion and NIC & Flash variants).




Figure 51. IOM PCBA outline (NIC & SAS Expansion)




Figure 52. IOM PCBA outline (NIC & m.2 Flash)

10.6.3 PCB Stack up

The following table details the physical construction of the PCB, including layer count, layer designation, thicknesses, material choice, material performance, and material finishes as design specific controls for trace impedance.



Figure 53. IOM Type 5 Stack Up



Figure 54. IOM Type 7 Stack Up

11 Drive Plane Boards

The Drive Plane Boards serve to connect all the PCBs in the system to create the platform. The boards are divided into a Rear Drive Plane Board and a Front Drive Plane Board, joined with a coplanar board connector. This is to allow the DPB PCBs to be small enough to easily manufacture. The division of components between the boards is shown in Figure 55.




Figure 55. Division of components between Rear and Front Drive Plane Boards

The key components list for both the Front and Rear DPBs can be found below.

Table 25. Drive Plane Board key components list

Front DPB
36x 12Gb SAS 29-pin SMT connectors
1x SCC Connector Set
4x PCIe Gen3 PCIe x16 connectors
2x IOM connectors

Rear DPB	
36x 12Gb SAS 29-pin SMT connectors	
1x SCC Connector Set	
1x 12V Input connector	
4x 10-pin fan connectors	
Drawer Detection Sensor set	

11.1 Connectors

11.1.1 Compute Slots

There are two compute slots in the Bryce Canyon chassis. These comply with the pinouts in the 1S Microserver specification, and are referenced in the Connector Pinouts section. Each microserver is connected via two x16 PCle Gen3 connectors, which must be press fit or SMT connectors.

11.1.2 IOM Connectors

The front drive plane board has two high speed connectors, one for each IOM PCBA. This connector has multiple wafers and signals are carefully assigned in groups – PCIe, power, GND and miscellaneous low speed signals. The wafer is designed to meet 85 ohm differential impedance target for PCIe.

11.1.3 SCC Connectors

The SCC connectors are comprised of several modules. These include an 85 ohm impedance module for PCIe, a 100 ohm module for the SAS and GPIO signals, a power module, and a guide pin.

See Sections 20.15 and 20.16 for Front and Rear DPB SCC SAS and PCIe connector pinouts.

11.1.4 Hard Drive Connectors

There are 36 SAS drive connectors used on each DPB. These connectors shall be surface mount, 29-pin 12Gb SAS connectors. The contacts must be plated with a minimum of 30μ " of gold. There shall be at least two sources for this connector that are fully footprint-compatible.

11.1.5 12V System power input

The 12V cable from the busbar clip terminates into the Rear DPB with a squeeze-to-release connector that plugs into a receptacle (P/N: TE 1-6450824-2, or equivalent).




Figure 56. Vertical mating plug for power

11.1.6 DPB to DPB Power connectors

There are two 12V power rails that connect through the DPB to DPB power connectors. To minimize the power loss, and ensure the best routing, the following pinout is used as shown in Figure 57. This illustrates

the front DPB, as viewed from the top. The red pins are P12V_A, and the blue pins are P12V_B. They should be routed on both 2oz power planes.




Figure 57. DPB to DPB power connector

11.1.7 DPB to DPB Signal Connectors

In addition to the power connector mentioned above, there is a signal connector for high speed and management signals to go between the FDPB and RDPB. A snapshot of the connector as seen from the top of the FDPB PCB is shown below.




Figure 58. DPB to DPB signal connector

1/9/2018

11.1.8 Fan Connectors

There are four connectors to support dual counter-rotating fans in the back of the chassis. These connectors are only on the Rear DPB. These should be Molex Mini-fit 0438100279 or 0438100059, or equivalent. The pinouts for the connectors are located in Section 20.14.




Figure 59. Fan connector drawing

11.1.9 Front Panel Board Connector

The front-panel functionality outlined in Section 4.2.1 should be supported by a separate daughter card that plugs vertically into the DPB. The functionality for this Front Panel Board is outlined in Figure 60, which shows the circuitry required to support one logical side of the system (i.e., Side "A" or "B"). The complete pinout of the connector is shown in Section 20.13.




Figure 60. Front Panel Board block diagram

11.2 LEDs

Each drive slot has two LEDs that will illuminate a light pipe to allow the user easy identification of the drive status.

11.2.1 Drive Activity

The drive activity LED is a blue LED, and is controlled by the SAS expander on the SCC. The LED will be illuminated when the PHY link is established with the HDD. The expander should turn off the LED if the drive is not linked, spun down, etc.

In the future, if there is a requirement to blink the LED to indicate activity, the expander can emulate this behavior.

In order to save power, the activity LED should only be illuminated when the drawer is pulled out for service. This is possible due to the drawer insertion signal that alerts the SCC that the drawer is open.

11.2.2 Drive Fault/Identification

The drive fault indicator is a yellow LED. This is controlled by the SAS expander on the SCC via I2C GPIO devices located on the DPB. The DPB must implement a circuit to ensure that when the fault LED is illuminated, the drive activity LED is not illuminated.

11.3 Thermal Sensor Placement

There shall be four temperature sensors on each of the DPBs. These should be placed roughly as shown in Figure 61.




Figure 61. DPB temperature sensor placement guideline

11.4 I2C Component Placement

Due to the large number of I2C devices on the DPB, care should be taken when placing the components to reduce the overall bus capacitance. For the drive related I2C components, such as the drive insert, drive fault, and drive power control GPIO expanders, it would be preferable to group these close to the SCC connector

to reduce etch length and capacitance. Care should also be taken to reduce branches in the routing that add to overall capacitance and reflections.

11.5 Drawer Detection Sensor

The Rear DPB must implement a drawer detection sensor. One state from this sensor should indicate that the drawer is completely closed, and the other state should indicate that it is between fully open and almost closed. This signal will go to the BMCs and SAS expanders to allow the chassis to understand that the drawer is open. The system is unable to cool drives adequately if the drawer is left open, and there may need to be a thermal throttling or emergency shutdown if left open too long.

11.6 Drive Control Signals

There are four different HDD control signals routed through the DPB – Drive Insert, Fault LED, Drive Power, and Drive Activity. The first three of these signals (Insert, Fault, and Power) are routed through three GPIO expander ICs each to accommodate 36 individual channels per signal. The latter, Drive Activity, is routed directly through the SCC connector and does not go through an expander.

Additionally, there is a DRIVE_INSERT_ALERT_N signal, which represents a wired-OR configuration (open-drain) of the interrupt outputs from the three Drive Insert GPIO expanders. This alert signal is routed through the SCC connector to the SAS expander. See Figure 62 for an example of this configuration, as it would appear in the Front or "A" side of the box.




Figure 62. Drive control signal block diagram

11.7 PCB Details

11.7.1 Front DPB

11.7.1.1 Important Components & Features

The following figure details the major functional blocks of the Front DPB, and their placement on the PCB.

More detailed information on the specific functional blocks can be found in the schematics as well as the descriptions in the documentation above.




Figure 63. Front Drive Plane Board

11.7.1.2 PCB Key dimensions

The figure below shows the PCBA outline for the Front DPB.




Figure 64. Front DPB PCBA outline

11.7.1.3 PCB Stack up

The following table details the physical construction of the PCB, including layer count, layer designation, thicknesses, material choice, material performance, and material finishes as design specific controls for trace impedance.



Figure 65. Front DPB Stack Up

11.7.2 Rear DPB

11.7.2.1 Important Components & Interfaces

The following figure details the major functional blocks of the Rear DPB, and their placement on the PCB. More detailed information on the specific functional blocks can be found in the schematics as well as the descriptions in the documentation above.




Figure 66. Rear Drive Plane Board

11.7.2.2 PCB Key dimensions

The figure below shows the PCBA outline for the Rear DPB.




Figure 67. Rear DPB PCBA outline

11.7.2.3 PCB Stack up

The following table details the physical construction of the PCB, including layer count, layer designation, thicknesses, material choice, material performance, and material finishes as design specific controls for trace impedance.



Figure 68. Rear DPB Stack Up

11.7.3 Front Panel Board

11.7.3.1 Important Components & Interfaces

The following figure details the major functional blocks of the Front Panel Board, and their placement on the PCB. More detailed information on the specific functional blocks can be found in the schematics as well as the descriptions in the documentation above.




Figure 69. Front Panel Board

11.7.3.2 PCB Key dimensions

Figure 70 shows the PCBA outline for Front I/O panel.




Figure 70. Front I/O panel PCBA outline

11.7.3.3 PCB Stack up

The following table details the physical construction of the PCB, including layer count, layer designation, thicknesses, material choice, material performance, and material finishes as design specific controls for trace impedance.




Figure 71. Front Panel Board Stack Up

11.7.4 LED Board

11.7.4.1 Important Components & Interfaces

The following figure details the major functional blocks of the LED Board, and their placement on the PCB. More detailed information on the specific functional blocks can be found in the schematics as well as the descriptions in the documentation above.



Figure 72. LED Board

11.7.4.2 PCB Key dimensions

The figure below shows the PCBA outline for the LED board.




Figure 73. LED board PCBA outline

11.7.4.3 PCB Stack up

The following table details the physical construction of the PCB, including layer count, layer designation, thicknesses, material choice, material performance, and material finishes as design specific controls for trace impedance.



Figure 74. LED Board Stack Up

12 Internal Cables

12.1 JBOD Connection Bracket

When the Bryce Canyon system is used as a JBOD, a bracket is installed with external MiniSAS HD connectors that route into the SCCs. An image of this connector is shown below.




Figure 75. MiniSAS HD cable connector CAD model

This connector will terminate to an internal MiniSAS HD that plugs into the SCC. There will be two cable lengths, one that routes to the front SCC, and one that routes to the rear SCC. A cable rendering is shown below.




Figure 76. MiniSAS HD Cable drawing

The image below shows a side view of the Bryce Canyon system and how this will be used in the JBOD configuration.




Figure 77. MiniSAS cabling drawing (side view)

12.2 Single Server SAS cable

When Bryce Canyon is used as a single storage server, the compute module needs to access all 72 drive slots. To do this, there will be an internal x4 SAS cable connecting the two SCCs. In order to make the cabling easier, this cable should have a 90-degree angle on both ends of the cable assembly, oriented as shown in the image below.




Figure 78. MiniSAS Single server cable drawing

13 BMC Overview

13.1 Introduction

There are a maximum of two BMCs in one Bryce Canyon system (depending on the SKU). Each of the BMCs are physically connected to a server and an expander. The firmware running on the BMC is OpenBMC; the source code is available at https://github.com/facebook/openbmc.

Refer to the "Bryce Canyon OpenBMC Specification" for details about the OpenBMC firmware interface, utilities and guidelines. At a high level, the BMC should support the following functions:

- 1. Front Panel
 - 1.1. OCP Debug Card
 - 1.2. LEDs
- 2. Power Control
- 3. Remote Console
- 4. IPMI FRUID
- 5. Sensor Information
- 6. Firmware Information/Update
 - 6.1. Server card Firmware Update
 - 6.2. Expander Firmware Recovery
- 7. Log Information
- 8. Fan Speed Control
- 9. Enclosure Management
 - 9.1. Enclosure Information
 - 9.1.1. HDD status
 - 9.1.2. Enclosure Error Code

13.2 Front Panel

The front panel has LEDs, buttons and interfaces that can be used to interact with the system. The functions of these LEDs and buttons has been explained earlier in this specification.

13.2.1 OCP Debug Card (modified USB 3.0 pinout)

Bryce Canyon front panel USB ports support the use of the OCP LCD debug card and all of its features. Please refer to the OCP LCD debug card specification for more details.

13.3 Power Control

The BMC is responsible to control power to all the components of the system. In addition to controlling power to the various components, the BMC also provides a mechanism via console for a user to control power to the server module or to the entire subsystem, including itself. Note that turning off power to the server also turns off power to the PCIe endpoints present in the system that are connected to that server, to adhere to PCIe Card Electro-Mechanical (CEM) specifications. The table below shows the details on the power control options for the server:

Power State Behavior Server DC on CPU is turned on; rest Server board is still powered on Server DC off CPU is turned off; rest Server board is still powered on Server DC cycle CPU is turned off and then on; rest Server board is still on Server AC on Server board is powered on Server AC off Server board is powered off Server AC cycle Server board is powered off and then on System AC cycle Chassis power is reset

Table 26. Power control options

13.4 Remote Console

The BMC can provide access to the Server remote console which is commonly known as Serial Over LAN (SOL). There can be multiple sessions connected to the Server console. It also buffers the console history of the server.

13.5 IPMI FRUID

The BMC allows the user to read and write the FRUID information to the all the components of the system. FRUID information can vary from manufacturer name, manufacturing date, serial number, part number and sometimes to custom fields to differentiate hardware also. Each PCBA in the system is a FRU and has its own FRUID and associated identification data that BMC can access and write also. Here is the list of the FRUs whose information can be fetched by the BMC.

FRU ID

ID Board Name

0 All

1 SLOT

2 IOM

Table 27. FRUID-UTIL command options

3	DPB
4	SCC
5	NIC

13.6 Sensor Information

There are several temperature, voltage, power sensors throughout the system that are read and monitored by the BMC. The BMC can read the sensor values from the server, DPB, IOM, SCC and NIC. In addition to this, the BMC constantly monitors the sensors on the IOM, NIC and Server every two seconds to look for any anomalies in the system.

13.7 Firmware Information/Update

The BMC has the mechanism to read the current firmware version and push firmware updates when available to the critical components in the system. The BMC is able to read the version and update the firmware of the following components:

- 1. BIOS
- 2. ME
- 3. CPLD
- 4. Bridge-IC
- 5. Bridge-IC Boot loader
- 6. BMC itself
- 7. Expander firmware
 - a. There is a recovery path from Host UART to expander debug port via BMC. The BMC will route host UART (ttyS0) to Expander debug port for this purpose when user wants to recover or re-flash the expander FW. This path is only utilized when the expander firmware is corrupted and/or the expander is not accessible from the host.

13.8 Log Information

The BMC provides logs which refer to the various errors and events that happened on the system. In concept, this is similar to IPMI's System Event Log (SEL). These logs are stored in persistent memory.

13.9 Fan Speed Control

The Fan Speed Control (FSC) is designed based on the system design, ambient temperature and altitude (environment variations), and desired margin for each component in the system from its allowable maximum temperature. Based on the various temperature sensors in the system, the BMC sets the PWM for the fans. The initial default fan speed (PWM) is set to 50% duty cycle.

13.10 Enclosure Management

This section covers the expander supported IPMB Interface Information. The hardware path for IPMB is an I2C between BMC and xpander. There is no SAS or SATA interface on the BMC, but the BMC can retrieve the enclosure status from the expander via IPMB.

13.10.1 Enclosure Error Code

The following table describes Bryce Canyon's enclosure error code definitions:

Table 28. Enclosure error codes for Bryce Canyon

Error	Description	Error	Description
Code		Code	
0	No error	64	HDD28 fault
1	I2C bus 0 crash	65	HDD29 fault
2	I2C bus 1 crash	66	HDD30 fault
3	I2C bus 2 crash	67	HDD31 fault
4	I2C bus 3 crash	68	HDD32 fault
5	I2C bus 4 crash	69	HDD33 fault
6	I2C bus 5 crash	70	HDD34 fault
7	I2C bus 6 crash	71	HDD35 fault
8	I2C bus 7 crash	72	Reserved
9	I2C bus 8 crash	73	Reserved
10	I2C bus 9 crash	74	Reserved
11	I2C bus 10 crash	75	Reserved
12	I2C bus 11 crash	76	Reserved
13	Fan 1 front fault	77	Reserved
14	Fan 1 rear fault	78	Reserved
15	Fan 2 front fault	79	Reserved
16	Fan 2 rear fault	80	Reserved
17	Fan 3 front fault	81	Reserved
18	Fan 3 rear fault	82	Reserved
19	Fan 4 front fault	83	Reserved
20	Fan 4 rear fault	84	Reserved
21	SCC voltage warning	85	Reserved
22	DPB voltage warning	86	Reserved
23	Reserved	87	Reserved
24	Reserved	88	Reserved
25	SCC current warning	89	Reserved
26	DPB current warning	63	HDD27 fault
27	Reserved	64	HDD28 fault
28	Reserved	65	HDD29 fault
29	DPB_Temp1	66	HDD30 fault
30	DPB_Temp2	67	HDD31 fault
31	SCC_Expander_Temp	68	HDD32 fault

32	SCC_IOC_Temp	69	HDD33 fault
33	HDD X SMART temp. warning	70	HDD34 fault
34	Reserved	71	HDD35 fault
35	Reserved	72	Reserved
36	HDD0 fault	73	Reserved
37	HDD1 fault	74	Reserved
38	HDD2 fault	75	Reserved
39	HDD3 fault	76	Reserved
40	HDD4 fault	77	Reserved
41	HDD5 fault	78	Reserved
42	HDD6 fault	79	Reserved
43	HDD7 fault	80	Reserved
44	HDD8 fault	81	Reserved
45	HDD9 fault	82	Reserved
46	HDD10 fault	83	Reserved
47	HDD11 fault	84	Reserved
48	HDD12 fault	85	Reserved
49	HDD13 fault	86	Reserved
50	HDD14 fault	87	Reserved
51	HDD15 fault	88	Reserved
52	HDD16 fault	89	Reserved
53	HDD17 fault	90	Internal MiniSAS link error
54	HDD18 fault	91	Internal MiniSAS link error
55	HDD19 fault	92	Drawer be pulled out
56	HDD20 fault	93	Peer SCC be plug out
57	HDD21 fault	94	IOMA be plug out
58	HDD22 fault	95	IOMB be plug out
59	HDD23 fault	96	Reserved
60	HDD24 fault	97	Reserved
61	HDD25 fault	98	Reserved
62	HDD26 fault	99	H/W Configuration/Type Not Match
63	HDD27 fault		

BMC error codes are provided below:

Table 29. BMC error codes for Bryce Canyon

Error Code	Description	Error Code	Description
0xF7	Slot1 health	0xFB	NIC health
0xF8	IOM health	0xFC	BMC remote heartbeat health
0xF9	DPB health	0xFD	SCC local heartbeat health
OxFA	SCC health	OxFE	SCC remote heartbeat health

13.11 Event List along with the Error Code

The following event lists are supported in this specification:

Table 30. Bryce Canyon event and associated error codes

Description	Error Code	Criteria	Log String
FRU EEPROM is empty	TBD	If all of the data header is Oxff in EEPROM	0 all 2016-10-05 02:11:06 ipmid FRU header /tmp/fruid_mb.bin is empty
New FRU file's checksum is invalid	N/A	New FRU file's checksum is invalid	0 all 2016-10-05 02:13:30 fruidutil NEW FRU data checksum is invalid
(Type V only.)BMC can't detect BMC remote heartbeat continuous 3 minutes.	OxFC	front-paneld can't not detect BMC remote heartbeat continuous 3 minutes.	0 all 2016-10-05 02:33:38 front- paneld BMC remote heartbeat is abnormal
BMC can't detect SCC local heartbeat continuous 3 minutes.	OxFD	front-paneld can't not detect SCC local heartbeat continuous 3 minutes.	0 all 2016-10-05 02:33:38 front- paneld SCC local heartbeat is abnormal
(Type VII only.) BMC can't detect SCC remote heartbeat continuous 3 minutes.	OxFE	front-paneld can't not detect SCC remote heartbeat continuous 3 minutes.	0 all 2016-10-05 03:20:44 front- paneld SCC remote heartbeat is abnormal
System configuration Error.	N/A	IOM type V is inserted in chassis type VII	0 all 2016-10-05 03:36:01 front- paneld The chassis type is type V, the IOM type is IOC solution. The IOM does not match in this chassis. Default monitor type V HB.
System configuration Error.	N/A	IOM type VII is inserted in chassis type V	0 all 2016-10-05 03:32:45 front- paneld The chassis type is type VII, the IOM type is M.2 solution. The IOM does

			not match in this chassis. Default monitor type VII HB.
System configuration Error.	N/A	IOM type is invalid	0 all 2016-10-05 03:34:17 front- paneld The chassis type is type VII, the IOM type is unable to identify.
Slot1 health	0XF7	Open Slot1 health file failed or Slot1 status is abnormal	N/A
IOM health	0xF8	Open IOM health file failed or IOM status is abnormal	N/A
DPB health	0xF9	Open DPB health file failed or DPB status is abnormal	N/A
SCC health	OxFA	Open SCC health file failed or SCC status is abnormal	N/A
NIC health	OxFB	Open NIC health file failed or NIC status is abnormal	N/A
I2C bus 0 hang	0xE9	I2C bus crash/I2C driver hang	N/A
I2C bus 1 hang	OxEA	I2C bus crash/I2C driver hang	N/A
I2C bus 2 hang	OxEB	I2C bus crash/I2C driver hang	N/A
I2C bus 3 hang	OxEC	I2C bus crash/I2C driver hang	N/A
I2C bus 4 hang	0xED	I2C bus crash/I2C driver hang	N/A
I2C bus 5 hang	OxEE	I2C bus crash/I2C driver hang	N/A
I2C bus 6 hang	OxEF	I2C bus crash/I2C driver hang	N/A
I2C bus 7 hang	0xF0	I2C bus crash/I2C driver hang	N/A
I2C bus 8 hang	0xF1	I2C bus crash/I2C driver hang	N/A
I2C bus 9 hang	0xF2	I2C bus crash/I2C driver hang	N/A
I2C bus 10 hang	0xF3	I2C bus crash/I2C driver hang	N/A
I2C bus 11 hang	0xF4	I2C bus crash/I2C driver hang	N/A
I2C bus 12 hang	0xF5	I2C bus crash/I2C driver hang	N/A

I2C bus 13 hang	0xF6	I2C bus crash/I2C driver	N/A
		hang	

13.12 IPMI command support list

Table 31. IPMI command support list

Command Name	NetFn	Code	Data
	OEM		
Reset BMC from BIC	0x38	0x16	0x15 0xa0 0x0
OEM_GET_PLAT_INFO	0x30	0x7E	N/A
OEM_GET_PCIE_CONFIG	0x30	0xF4	N/A
	Chassis		
CHASSIS_GET_STATUS	0x0	0x01	Dummy Function
CHASSIS_SET_POWER_RESTORE_POLICY	0x0	0x06	Ref IPMI spec 28.8
CHASSIS_GET_BOOT_OPTION	OxO	0x09	Ref IPMI spec 28.13
CHASSIS_SET_BOOT_OPTION	OxO	0x08	Ref IPMI spec 28.12
S	Sensor/Event	'	'
SENSOR_PLAT_EVENT_MSG	0X04	0x2	Ref IPMI spec 29.3
	Арр		
APP_GET_DEVICE_ID	0x06	0x1	N/A
APP_COLD_RESET	0x06	0x2	N/A
APP_GET_SELFTEST_RESULTS	0x06	0x4	N/A
APP_MANUFACTURING_TEST_ON	0x06	0x5	Sled cycle
APP_GET_DEVICE_GUID	0x06	0x8	Dummy Function
APP_GET_SYSTEM_GUID	0x06	0x37	Dummy Function
APP_GET_GLOBAL_ENABLES	0x06	0x2F	Dummy Function
APP_SET_GLOBAL_ENABLES	0x06	0x2E	Dummy Function
APP_SET_SYS_INFO_PARAMS	0x06	0x58	Ref IPMI spec 22.14a
APP_CLEAR_MESSAGE_FLAGS	0x06	0x30	Dummy Function
APP_GET_SYS_INFO_PARAMS	0x06	0x59	Ref IPMI spec 22.14b

Storage				
STORAGE_GET_FRUID_INFO:	0x0A	0x10	Dummy Function	
STORAGE_READ_FRUID_DATA	0x0A	0x11	Ref IPMI spec 34.2	
STORAGE_GET_SEL_INFO	0x0A	0x40	Ref IPMI spec 31.2	
STORAGE_RSV_SEL	0x0A	0x42	Ref IPMI spec 31.4	
STORAGE_ADD_SEL	0x0A	0x44	Ref IPMI spec 31.6	
STORAGE_GET_SEL	0x0A	0x43	Ref IPMI spec 31.5	
STORAGE_CLR_SEL	0x0A	0x47	Ref IPMI spec 31.9	
STORAGE_GET_SEL_UTC	0x0A	0х5с	Ref IPMI spec 31.11a	
STORAGE_GET_SDR_INFO	0x0A	0x20	Ref IPMI spec 33.9 (dummy function)	
STORAGE_RSV_SDR	0x0A	0x22	Ref IPMI spec 33.11 (dummy function)	
STORAGE_GET_SDR	0x0A	0x23	Ref IPMI spec 33.12 (dummy function)	
	Transport			
TRANSPORT_SET_LAN_CONFIG	OxOC	Ox1	Dummy function	
TRANSPORT_GET_LAN_CONFIG	0x0C	0x2	IPv6 parameter: 197	
TRANSPORT_GET_SOL_CONFIG	0x0C	0x22	Dummy function	

13.13 Expander IPMB command support list

Table 32. Expander IPMB command support list

Net Function	Command	Description	Comments
Storage (0x0A)	0x11	Read FRU Data	
	0x49	Set SEL Time	
OEM(0x30)	0x2D	OEM Get Sensor Readings	
	0x11	Get Error Code	
	0xC0	Get HDD Status	

0x12	Get	
	Expander	
	FW Version	

14 Expander Firmware Overview

The expander has the following functions:

- Sensors readout
- Calculate and report full chassis power
- HDD power control
- HDD LED control
- Generate PWM for 2 sets of fans
- Read and clear PHY error counters
- Read and write FRU IDs
- Report status of GPIOs
- Trigger chassis identify LED as beacon
- Runtime system configuration
- Event report and log
- Staggered spin up of drives

Please refer to "Facebook SCSI Enclosure Processor (SEP) Firmware Specification" for details of SES interface.

14.1 Drive LEDs

14.1.1 Drive Link LED

The drive Link LED is a blue LED, and is controlled by the SAS expander on the SCC. The LED will be illuminated when the PHY link is established with the HDD. The expander should turn off the LED if the drive is not linked, spun down, etc.

In the future, if there is a requirement to blink the LED to indicate activity, the expander can emulate this behavior.

14.1.2 Drive Fault/Identification LED

The drive fault indicator is a yellow LED. This is controlled by the SAS expander on the SCC via I2C GPIO devices located on the DPB. The DPB must implement a circuit to ensure that when the fault LED is illuminated, the drive link/activity LED is not illuminated.

The fault LED implements the following patterns:

- 1. Fault bit is set in SES page: on
- 2. Ident bit is set in SES page: blink three seconds on, one second off

To save power, the activity LEDs should only be illuminated when the drawer is pulled out for service. This is possible with the drawer insertion signal that alerts the SCC that the drawer is open.

14.1.3 Drawer Open Thermal Warning Behavior

The Bryce Canyon system is required to keep all of the components in the system within the nominal temperatures. Both the expander firmware and BMC need to monitor when the drawer is opened for service,

and must provide a visual indication to the user when one or more components in the system is about to hit a thermal trip points. This indication must start a minimum of 30 seconds before the expected trip point is hit.

The behavior should be implemented as shown below in the expander. All the fault LEDs in the first row should illuminate, followed by the second row one second later, and then the third row one second after that – continuing until the 6th row is reached. At this point, the behavior should start again from the first step.

If one or more drives has previously been marked faulted (the reason for the drawer was opened) then the fault LED for this drive should be blink at 2Hz continuously during this mode so it is still easily identified.




Figure 79 Drawer open thermal warning LED behavior

Note: The LEDs should not light up when the drawer is closed to save power. The LEDs light up only after the drawer is opened for servicing the system.

14.2 Power Readings

The expander should provide power consumption of the whole chassis (based on current and voltage reading from the appropriate Hot-Swap-Controller). The expander should present two power readings:

- Real Time Power: the expander should read current from HSC at least once every two seconds. The Real-Time Power should be calculated based on the last current reading.
- Average Power: The Average Power reading is based on average current from HSC for a configurable time window (from 1 to 255 seconds).

14.3 Runtime system configuration

The following parameters of the system must be managed by the expander firmware at runtime:

- Current fan speed profile
- Time window of power calculation
- HDD temperature polling interval

14.4 Report Status of GPIOs

The expander firmware uses on a few GPIOs to identify the status of the system. The firmware should also report them to the host through a SCSI buffer. These GPIOs should include:

- SCC type (JBOD, server, etc.)
- SCC location (front, back)
- IOM insertion
- BMC heartbeat
- Peer SCC insertion
- Peer expander heartbeat
- Chassis pulled out or not

14.5 Event Report and Log

The expander firmware should provide status report and log for the following events:

- Sensor warnings
- I2C bus errors
- HDD errors
- SAS link errors
- Change of GPIO status
- Insert/remove of HDDs

The expander should keep timestamps for the event log. The expander gets timestamp from either BMC (for server configuration only) or from host utility (SCSI buffer write).

14.6 PWM for Fan Control

The expander should generate two PWMs for fan control – one PWM for the two fans in the middle, and the other PWM for the two fans on the sides. During expander firmware boot and reset, the firmware should generate a "safe PWM" of 60%.

15 Sensor Monitoring via BMC and Expander

At a high level, the BMCs own sensors on Mono Lake, on IOM, and the IOC on SCC, while the expanders own other sensors in the chassis (including HDD S.M.A.R.T. temperature). The BMCs generate PWM for fans in the middle while the expanders generate PWM for all fans (one PWM for two fans in the middle, another PWM for two fans on the sides).

The following table summarizes sensors in the system and owner of each sensor.

Table 33: List of all sensors

Sensor Name	Sensor	Owner
	Туре	
DPB_Temp1	Temperature	Expander
DPB_Temp2	Temperature	Expander
SCC_Expander_Temp	Temperature	Expander
SCC_IOC_Temp	Temperature	Expander
HDD_SMART_Temp[00-	Temperature	Expander
35]		
SCC_P3V3_SENSE	Voltage	Expander
SCC_P1V8_E_SENSE	Voltage	Expander
SCC_P1V5_E_SENSE	Voltage	Expander
SCC_P0V9_SENSE	Voltage	Expander
SCC_P1V8_C_SENSE	Voltage	Expander
SCC_P1V5_C_SENSE	Voltage	Expander
SCC_P0V975_SENSE	Voltage	Expander
SCC_HSC_P12V	Voltage	Expander
SCC_HSC_P12V_MAIN	Voltage	Expander
DPB_HSC_P12V_CLIP	Voltage	Expander
DPB_HSC_P12V	Voltage	Expander
DPB_P3V3_SENSE	Voltage	Expander
DPB_P5V_B_1_SENSE	Voltage	Expander
DPB_P5V_B_2_SENSE	Voltage	Expander
DPB_P5V_B_3_SENSE	Voltage	Expander
DPB_P5V_B_4_SENSE	Voltage	Expander
SCC_HSC_Current	Current	Expander
DPB_HSC_Current	Current	
DPB_HSC_Current_CLIP	Current	Expander
FAN0_FRONT	Fan	BMC and
		Expander
FANO_REAR	Fan	BMC and
		Expander

FAN1_FRONT	Fan	BMC and
TANI_I KONI	i aii	Expander
FAN1_REAR	Fan	BMC and
		Expander
FAN2_FRONT	Fan	BMC and
_		Expander
FAN2_REAR	Fan	BMC and
		Expander
FAN3_FRONT	Fan	BMC and
		Expander
FAN3_REAR	Fan	BMC and
		Expander
MB_OUTLET_TEMP	Temperature	BMC
VCCIN_VR_TEMP	Temperature	BMC
VCC_GBE_VR_TEMP	Temperature	BMC
1V05PCH_VR_TEMP	Temperature	BMC
SOC_TEMP	Temperature	BMC
MB_INLET_TEMP	Temperature	BMC
PCH_TEMP	Temperature	BMC
SOC_THERM_MARGIN	Temperature	BMC
VDDR_VR_TEMP	Temperature	BMC
VCC_GBE_VR_CURR	Current	BMC
1V05_PCH_VR_CURR	Current	BMC
VCCIN_VR_POUT	Voltage	BMC
VCCIN_VR_CURR	Current	BMC
VCCIN_VR_VOL	Voltage	BMC
INA230_POWER	Power	BMC
INA230_VOL	Voltage	BMC
SOC_PACKAGE_PWR	Power	BMC
SOC_TJMAX	Temperature	BMC
VDDR_VR_POUT	Power	BMC
VDDR_VR_CURR	Current	BMC
VDDR_VR_VOL	Voltage	BMC
VCC_SCSUS_VR_CURR	Current	BMC
VCC_SCSUS_VR_VOL	Voltage	BMC
VCC_SCSUS_VR_TEMP	Temperature	BMC
VCC_SCSUS_VR_POUT	Power	BMC
VCC_GBE_VR_POUT	Power	BMC
1V05_PCH_VR_POUT	Power	BMC
VCC_GBE_VR_VOL	Voltage	BMC

1V05_PCH_VR_VOL	Voltage	BMC
SOC_DIMMA0_TEMP	Temperature	BMC
SOC_DIMMA1_TEMP	Temperature	BMC
SOC_DIMMB0_TEMP	Temperature	BMC
SOC_DIMMB1_TEMP	Temperature	BMC
P3V3_MB	Voltage	BMC
P12V_MB	Voltage	BMC
P1V05_PCH	Voltage	BMC
P3V3_STBY_MB	Voltage	BMC
P5V_STBY_MB	Voltage	BMC
PV_BAT	Voltage	BMC
PVDDR	Voltage	BMC
PVCC_GBE	Voltage	BMC
ML_HSC_VOLT	Voltage	BMC
ML_HSC_CURR	Current	BMC
ML_HSC_PWR	Power	BMC
NIC_Ambient_Temp	Temperature	BMC
IOM_HSC_POWER	Power	BMC
IOM_HSC_VOLT	Voltage	BMC
IOM_HSC_CURR	Current	BMC
ADC_12V	Voltage	BMC
ADC_P5V_STBY	Voltage	BMC
ADC_P3V3_STBY	Voltage	BMC
ADC_P1V8_STBY	Voltage	BMC
ADC_P2V5_STBY	Voltage	BMC
ADC_P1V2_STBY	Voltage	BMC
ADC_P1V15_STBY	Voltage	BMC
ADC_P3V3	Voltage	BMC
ADC_P1V8	Voltage	BMC
ADC_P3V3_M2	Voltage	BMC
M.2_Ambient_Temp_1	Temperature	BMC
M.2_Ambient_Temp_2	Temperature	BMC
M.2_SMART_Temp_1	Temperature	BMC
M.2_SMART_Temp_2	Temperature	BMC

16 Mechanical

This section outlines the mechanical design requirements of the system.

16.1 Overview





Figure 80. System mechanical layout

16.2 Overall dimensions

The system shall fit into the OCP rack V2.0 without any modifications.






Figure 81. Overall dimensions




Figure 82. Dimensions with drawer pulled out

16.3 Rotational vibration requirements

In order to reduce rotation vibration from the fan from affecting the HDD normal operation, fan cage design shall have:

- Structural vibration isolation: fan is mounted on rubber bushings
- Fan vent: fan cage vent guard that minimize turbulence of air flow
- Distance of fans from HDD: four inches from fan rotor to HDD

16.4 Drawer structural walls

To minimize weight requirements, sheet metal in inner structural walls is cored out to reduce weight. Subcomponents that do not contribute to structural rigidity are replaced with thinner sheet metal or plastic materials.




Figure 83. Drawer structural wall undergoes weight savings

16.5 Sliding rail

Rail design for the drawer type storage shall satisfy the requirements below:

- Rail type: Heavy duty telescopic rail
- Dimension: 785mm in length, and 1668mm in full extension
- Support: Rail can support drawer weight of 90kg
- Overhang weight: Rail can support additional overhang weight of 147kg at the end of the rail
- Drawer lock: Drawer has two independent locks activated by a pair pull handles
- Vibration and shock: 12G, 6ms half sine wave for Z and Y direction, 6G at X direction
- Full lock-out and lock-in mechanism to ensure the drawer is properly secured at all time
- Shock absorber inclusion on the rail to ensure HDDs do not experience shock up to 20G during pullout and push-in




Figure 84. Sliding rail dimensions

16.6 Cable track

The cable track is present to control the 12V input power cables. This shall be a plastic material with the appropriate length to allow the drawer to fully extend. Cable tracks shall rotate freely and be able to fold and unfold themselves without any resistance.





Figure 85. Cable track inside the system

16.7 Drawer Release handles

The drawer handles serve the purpose of latching and unlatching the drawer from the system tub/chassis. The handles should have no sharp edges, should be light so as to not add to the chassis total weight, and should be strong enough to withstand the drawer pull out and insertion forces. These drawer release handles are not intended for lifting the chassis. Shown below are concept images for Bryce Canyon chassis showing the drawer release handles.






Figure 86: Drawer Release Handles

16.8 Rack release latching

The rack release latch serves to hold the chassis affixed to the rack. The rack latch should be designed so that sliding and pushing the chassis all the way into the ORv2 rack clicks it in place and locks the latch without having to press the levers that open the latch. The rack latch should be capable of holding the entire chassis in place even when the drawer filled with HDDs is pulled out all the way.




Figure 87: Rack release latch




Figure 88: Rack release latch in action

16.9 Rack lift latch

The chassis implements a latch to be able to withstand minimum of 50kg. The latch shall be folded away all the time to ensure the system slides freely into the rack. The handle shall be rubberized and green in color for easy handling.




Figure 89. Chassis latches

16.10 Drive retention

Drive retention shall be designed around the form factor outlined in SFF-8301 specification, rather than a specific drive model. The latching mechanism must support all SFF compliant 3.5" HDDs adhering to the 26.1mm max height.




Figure 90. Drive retention drawing

Table 34. Drive retention HDD dimension table

TADIE	1 - 1	2 511	DICK	DDTME	DIMENSIONS
TABLE	4-1	.3 . 5	DISK	DRIVE	DIMENSIONS

+	+	Inches
A 1	17.80 *	0.700 *
A 1	26.10 *	1.028 *
A 1	42.00 *	1.654 *
A 2	147.00 *	5.787 *
A 3	101.60	4.000
A 4	95.25	3.750
A 5	3.18	0.125
A 6	44.45	1.750
A 7	41.28	1.625
A 8	28.50	1.122
A 9	101.60	4.000
A10	6.35	0.250
A11	0.25	0.010
A12	0.50	0.020
A 13	76.20	3.000
+	++-	+

* = maximum

The hard drive latch should be designed in such a way as to allow for the barcode of an installed hard drive to be scanned without unseating the drive, thereby providing a means to verify the identity of a drive prior to removing it for service. In addition, the latching feature must be able to lift the drive a minimum of 20mm above the adjacent drive slots and/or any other obstructions to make the removal and insertion of the drive easier.



Figure 91: HDD latch




Figure 92: System cross-section showing HDD latches from the side

16.11 I/O Module

The IO Module has a pinch release lever for the IOM tray lock latch. It shall be made with green plastic for easy identification. Releasing the lever and opening the latch to full open position should almost eject the IOM PCBA from the chassis connector, so that it is easy to pull the IOM out of the chassis. While installing the IOM back in, the card guides should be used to slide the PCBA in and the force from the rack latch should be used to insert the PCBA into the chassis connector. No extra force on the IOM sheet metal front panel is necessary to install the IOM.




Figure 93. IOM tray latch in action

16.12 Storage Controller Card

The SCC PCBA is fitted with two release/install latches. The latches lock in when the card is installed fully and are released using the green plastic pinch release levers. The SCC connectors mating into the DPB are wide and the insertion force is high. The SCC latches should be able to support the insertion force without deforming or putting any load on the PCBA.




Figure 94. SCC PCBA release latches

17 Thermal

This section outlines the thermal design requirements for Bryce Canyon platform.

17.1 Fans

The main configuration of Bryce Canyon shall use four 92mm dual-rotor counter-rotating fans mounted on the back of the system. For the cold storage configuration of Bryce Canyon, there will be two 92mm options to reduce the airflow and power of the system. Fan blade design should also be taken into consideration to reduce the acoustic vibrations that may impact drive performance. In addition, the fan should meet ISO 1940 G6.3 specification for rotor balance. Under normal operating conditions, fan power consumption should not exceed five percent of the total system power.

The diagram below shows the fan curves under the various duty cycles, which are required to meet for Bryce Canyon.




Figure 95. Bryce Canyon Fan Curves

17.2 Cooling Zones

The Bryce Canyon system has two zones to control the PWM to the fans. These are referred to as Zone C for the center compute section, and Zone D for the drive areas. There are two fans connected to each zone. The BMC on the IOM only outputs PWM to Zone C, and the SCC controls both Zones C & D. In the cold storage configuration, the fans in Zone D are not populated. Due to the plenum design, the system can still be effectively cooled by using the Zone C fans.




Figure 96. Bryce Canyon cooling zones

17.3 92mm Fan Module

The fan module shall have ergonomic handles to ease replacement. The Bryce Canyon system will have two fan modules and each module will have a pair of counter rotating fans. For fan connector pinout, please refer to Section 20.14 further in the document. Fans shall overhang on rubber material to isolate fan rotational vibrations that affect hard drive performance. To further isolate the fan module from the system, the interface surfaces with the surface shall have a layer of dampening material. The fan cage should be compliant with all the safety requirements as per UL standards.




Figure 97. Fan module Front and Back ISO views




Figure 98. Fan Module Dimensions

17.4 Air baffles

One of the most important aspects of the thermal design is to keep the drives cool. To assist this, ducting may be implemented to redirect fresh (cold) air from the front of the chassis to help cool the back three rows of drives. Channels would be cut out of the PCB and an air baffle would be installed in the base of the chassis, as shown in Figure 99. Alternatively, perforation on the front panel of zone C could be designed (low percentage opening) to increase the airflow through zone D for drives. However, it should still provide adequate air to keep all the components in zone C within their respective thermal specification.




Figure 99. Air baffle for drive cooling

To optimize the cooling in Zone C, the air baffles are required to minimize the air bypass and increase approach velocity for the higher heat transfer rate. The red color in Figure 90 and Figure 91 are showing the placements of the SCC and server air baffles.




Figure 100. Red color indicates the SCC and Server baffle placements

For the cold storage Bryce Canyon Type VII or single server configuration, the dummy server may be required to limit the air bypass through the empty slot.




Figure 101. Dummy server installation

To enhance the cooling for M.2 drives or the super-cap in IOM modules, the proper air baffles will be needed to guide the airflow into M.2 drives. Figure 92 shows the possible location for the air baffle in red.




Figure 102. The possible location for Air baffles in IOM Module

To make hot servicing of HDDs possible when the drawer is pulled out all the way, there is Mylar added to the bottom of the IOM tray and transparent Mylar added to the HDD latch to emulate the top and bottom air guides which are normally present when the drawer is fully pushed into the tub. The transparent Mylar is recommended so that labels could be scanned without removing the drive from the slot. Shown below are renderings of these enhancements to improve the airflow and keep the HDD and the NIC on the IOM well below their max temperature specifications even when the drawer is pulled out.




Figure 103. Mylar on IOM tray and HDD latch to improve service time

18 Thermal Design Requirements

To meet thermal reliability requirements, the cooling solution should dissipate heat from the components when the system is operating up to its maximum thermal power. The final thermal solution of the system should be most optimized and energy efficient under data center environmental conditions with the lowest capital and operating costs. Thermal solution should not allow any overheating issue for any components in the system.

18.1 Data Center Environmental Conditions

This section outlines Facebook data center operational conditions.

18.1.1 Location of Data Center/Altitude

Maximum altitude is 6,000 feet above sea level. Any variation of air properties or environmental difference due to the high altitude needs to be deliberated into the thermal design.

18.1.2 Cold-Aisle Temperature

Data centers generally maintain cold aisle temperatures between 18°C and 30°C (65°F to 85°F). The mean temperature in the cold aisle is usually 25°C with 3°C standard deviation. The cold aisle temperature in a data center may fluctuate minutely depending on the outside air temperature. Every component must be cooled and must maintain a temperature below its maximum specification temperature in the cold aisle.

18.1.3 Cold-Aisle Pressurization

Data centers generally maintain cold aisle pressure between 0 inches H_2O and 0.005 inches H_2O . The thermal solution of the system should consider the worst operational pressurization possible, which generally is 0 inches H_2O and 0.005 inches H_2O with a single fan (or rotor) failure.

18.1.4 Relative Humidity

Data centers generally maintain a relative humidity between 20% and 90%.

18.2 Server Operational Conditions

18.2.1 Inlet Temperature

The inlet air temperature will vary. The cooling system should cover inlet temperatures 20°C, 25°C, 30°C, and 35°C. Cooling above 30°C is beyond the Facebook operational condition, but used during validation to demonstrate the thermal reliability and design margin. Any degraded performance is not allowed over the validation range 0°C-35°C.

18.2.2 Pressurization

Except for the condition when one rotor in a server fan fails, the thermal solution should not consider extra airflow from data center cooling fans. If and only if one rotor in a server fan fails, the negative or positive DC pressurization can be considered in the thermal solution in the hot aisle or the cold aisle, respectively.

18.2.3 Fan Redundancy

Bryce Canyon system should support N+1 fan redundancy. Under single fan failure, system performance should not be impacted within normal operating temperature range.

18.2.4 Delta T

The Delta T is the air temperature difference across the system, or the temperature difference between the outlet air temperature and the inlet air temperature. The Delta T must be greater than 12.2°C (54°F) when the server is running within the data center operational condition. The desired Delta T is greater than 13.9°C (57°F).

18.2.5 System Airflow or Volumetric Flow

The unit of airflow (or volumetric flow) used for this spec is cubic feet per minute (CFM). The CFM can be used to determine the thermal expenditure or to calculate the Delta T of system in approximation. The thermal expenditure is quantified by the metric CFM/W, which is calculated by the following formula:

$$\label{eq:constraint} \mbox{Thermal Expenditure} = \frac{\mbox{System airflow}}{\mbox{Total system power consumption, including fans}} \mbox{ [CFM/W]}$$

At sea level, the maximum allowable airflow per watt in Bryce Canyon rack is 0.1625 at 30°C inlet temperature under the normal load or 9kW rack power. At temperatures above 30°C, CFM/W requirement although preferred but will not be enforced.

18.2.6 Thermal Margin

The thermal margin is the difference between the maximum theoretical safe temperature and the actual temperature. Unless specified, the system should operate at an inlet temperature of 35°C (95°F) outside of the system with a minimum 4% thermal margin or 7% thermal margin for inlet temperatures up to 30°C.

Component	Minimum Thermal Margin required in degrees C
HDD	5
Broadwell-DE CPU	10
DIMM	5
NIC main chip	15
M.2 NAND	3

Table 35. Thermal margin by component

18.2.7 Thermal Sensor

The maximum allowable tolerance of thermal sensors is ±2°C.

18.2.8 DDR DIMM DRAM Operation

The thermal design should meet the DIMM (or DRAM) max operating temperature (85°C with a single refresh rate). Thermal test should be done based on a DIMM module's AVL (Approved Vendor List). The Vendor should implement BIOS and memory subsystem to have optimized refresh rate and utilize optional DIMM

Auto-Self-Refresh (ASR) based on DIMM temperature. The implementation should follow updated DDR3/DDR4 memory controller and DIMM vendor's specification.

19 Serviceability

19.1 Service touch points

All user touchpoints (latches, thumbscrews, etc.) shall be colored Pantone PMS 375C.

19.2 Drawer Opening Procedure

Two green buttons, one on each handle, need to be pressed down to eject the drawer out for servicing.




Figure 104. Drawer handles and release buttons

19.3 Drawer release backup mechanism

In the case that the handle latch fails to disengage to remove the drawer, there's a small hinged cover that can be flipped up. Insert a flat head screwdriver to disengage the drawer lock.




Figure 105. In the event pullout handle failure

19.4 IOM Servicing

In the event that the IOM or one of its components is required to be removed, there are simple latches that hold the module in. The green latch can be compressed to disengage the lock, pulling the latch out will disengage the IOM from the system.




Figure 106. IOM servicing

19.5 Front panel board access or removal

When the front panel board requires access, loosen the green thumbscrew to open the front faceplate cover. This exposes the system's power button and the SCC reset button. If the board needs replacement, the front IO board can be removed by loosening the thumb screw and pulling the board up to disengage from the connector.




Figure 107. Front IO board access or removal

19.6 Fan cage replacement

In the event of fan failure, the fan module can be replaced by pushing the green button down and pulling the fan module out. Installing a new fan module can be done by reversing the removal steps.

- 1. Pull the screw outward.
- 2. The fan cage handle will unlatch. Pull the fan cage handle downward to partly eject the fan
- 3. Pull the fan cage outward to remove from the system




Figure 108. Fan Module replacement

19.7 CPU module replacement

If the CPU module needs to be replaced or serviced, the air baffle needs to be removed from the system to gain access. Next, the CPU module can be removed by pinching and pulling on the CPU module latch.




Figure 109. CPU module replacement

19.8 Storage Controller Card replacement

In the event the Storage Controller Card needs to be replaced, the top cover needs to be removed by loosening the green thumbscrew and taking off the cover. Next, pull the green latches on the expander card forward, and rotate the latches up to disengage the module from the system.




Figure 110. Expander card module replacement

20 Connector Pinouts

This section outlines the pin definitions for all connectors used in Bryce Canyon.

20.1 Busbar




Figure 111. Bus Bar connector pinout looking from the front of the rack

20.2 12V input connector





Figure 112. 12V input connector to RDPB

Table 36. 12V input connecctor pinout



20.3 Hard drive connector


Table 37. HDD connector pinout



Pin Name	Pi	n#	Pin Name
		P15	P12V_HDD0
		P14	P12V_HDD0
		P13	12V_PRE_0
		P12	GND
		P11	ACT_HDD_0
		P10	GND
		P9	P5V_HDD0
		P8	P5V_HDD0
		P7	5V_PRE_0
		P6	GND
		P5	HDD_PRSNT_0
		P4	GND
		Р3	
		P2	
		P1	
GND	S14		
	S13		
	S12		
GND	S11		
	S10		
	S9		
GND	S8		
		S1	GND
		S2	SAS_HDD_RX_P0
		S3	SAS_HDD_RX_N0
		S4	GND
		S5	PHY_DRV_B_TO_SCC_B_0_DN
		S6	PHY_DRV_B_TO_SCC_B_0_DP
		S7	GND

20.4 Storage Controller Card power connector

Table 38. Storage Controller Card power connector pinout



Pin Name	Pin#		Pin Name
P12V_MAIN	Α6	В6	GND
P12V_MAIN	Α5	B5	GND
P12V_MAIN	Α4	В4	GND
P12V_MAIN	АЗ	ВЗ	GND
P12V_MAIN	A2	B2	GND
P12V_MAIN	Α1	В1	GND

20.5 Storage Controller Card PCIe connector





Figure 113. SCC PCIe Connector

Table 39. SCC PCIe Connector (M0) pinout



Note: Pinout view is looking into the top side of the SCC PCBA, going left to right, with the power, SAS, PCIe connectors on the lower corner.

20.6 Storage Controller Card SAS connector




Figure 114. SCC SAS Connector

Table 40. SCC SAS Connector (M2) pinout

2	3	4	5	6	Dec	:ode
	PHY_SCC_TO_DPB_ 14_DN		PHY_SCC_TO_DPB_ 16_DN		F	
PHY_SCC_TO_DPB_ 13_DN	PHY_SCC_TO_DPB_ 14_DP	PHY_SCC_TO_DPB_ 15_DN	PHY_SCC_TO_DPB_ 16_DP	PHY_SCC_TO_DPB_ 17_DN	E	F
PHY_SCC_TO_DPB_ 13_DP		PHY_SCC_TO_DPB_ 15_DP		PHY_SCC_TO_DPB_ 17_DP		E
	SCC_RMT_HEARTBE AT		SCC_TYPE_1		D	
SCC_STBY_PWR_EN	SCC_LOC_HEARTBE AT	SLOT_ID_1	SCC_TYPE_0	SCC_TYPE_3	С	D
P3V3_DPB		SLOT_ID_0		SCC_TYPE_2		C
	PHY_DPB_TO_SCC_ 14_DP		PHY_DPB_TO_SCC_ 16_DP		В	
PHY_DPB_TO_SCC_ 13_DP	PHY_DPB_TO_SCC_ 14_DN	PHY_DPB_TO_SCC_ 15_DP	PHY_DPB_TO_SCC_ 16_DN	PHY_DPB_TO_SCC_ 17_DP	А	В
PHY_DPB_TO_SCC_ 13_DN		PHY_DPB_TO_SCC_ 15_DN		PHY_DPB_TO_SCC_ 17_DN		Α
	PHY_SCC_TO_DPB_ 13_DN PHY_SCC_TO_DPB_ 13_DP SCC_STBY_PWR_EN P3V3_DPB PHY_DPB_TO_SCC_ 13_DP PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_ 14_DN PHY_SCC_TO_DPB_ 13_DN 14_DP PHY_SCC_TO_DPB_ 13_DP SCC_RMT_HEARTBE AT SCC_STBY_PWR_EN PHY_DPB_TO_SCC_ 14_DP PHY_DPB_TO_SCC_ 14_DP PHY_DPB_TO_SCC_ 14_DN PHY_DPB_TO_SCC_ 14_DN PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_ 14_DN PHY_SCC_TO_DPB_ PHY_SCC_TO_DPB_ 13_DN 14_DP 15_DN PHY_SCC_TO_DPB_ 13_DP SCC_RMT_HEARTBE AT SCC_STBY_PWR_EN PHY_DPB_TO_SCC_ 14_DP PHY_DPB_TO_SCC_ 14_DP PHY_DPB_TO_SCC_ 14_DN PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_ 14_DN 16_DN PHY_SCC_TO_DPB_ PHY_SCC_TO_DPB_ PHY_SCC_TO_DPB_ 13_DN 14_DP 15_DN 16_DP PHY_SCC_TO_DPB_ 13_DP SCC_RMT_HEARTBE AT SCC_STBY_PWR_EN PHY_DPB_TO_SCC_ 14_DP PHY_DPB_TO_SCC_ 14_DP PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_ 14_DN PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_ 14_DN 16_DN PHY_SCC_TO_DPB_ PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_ PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_

7	8	9	10	11	12	De	eco
PHY_SCC_TO_DPB_ I8_DN		PHY_SCC_TO_DPB_ 20_DN		PHY_SCC_TO_DPB_ 22_DN		F	:
PHY_SCC_TO_DPB_ I8_DP	PHY_SCC_TO_DPB_ 19_DN	PHY_SCC_TO_DPB_ 20_DP	PHY_SCC_TO_DPB_ 21_DN	PHY_SCC_TO_DPB_ 22_DP	PHY_SCC_TO_DPB_ 23_DN	E	:
	PHY_SCC_TO_DPB_ 19_DP		PHY_SCC_TO_DPB_ 21_DP		PHY_SCC_TO_DPB_ 23_DP		
JART_SDB_RX		SCC_FULL_PWR_EN		SCC_LOC_INS_N		D	,
JART_SDB_TX	PWM_OUT_ZONE_D	SYS_PWR_LED_N	SCC_RESET_N	DRIVE_INSERT_ALE RT_N	I2C_CLIP_SDA7	c	:
	PWM_OUT_ZONE_C		ENCL_FAULT_LED		I2C_CLIP_SCL7		
PHY_DPB_TO_SCC_ 18_DP		PHY_DPB_TO_SCC_ 20_DP		PHY_DPB_TO_SCC_ 22_DP		В	3
	PHY_DPB_TO_SCC_ 19_DP	_	PHY_DPB_TO_SCC_ 21_DP	PHY_DPB_TO_SCC_ 22_DN	PHY_DPB_TO_SCC_ 23_DP	А	
	PHY_DPB_TO_SCC_ 19_DN		PHY_DPB_TO_SCC_ 21_DN		PHY_DPB_TO_SCC_ 23_DN		
И2.3							
/12.3 13	14	15	16	17	18	De	20
13 PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_	16	PHY_SCC_TO_DPB_	18	De	ec
13 PHY_SCC_TO_DPB_ 24_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 26_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 32_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_		200
13 PHY_SCC_TO_DPB_ 24_DN	PHY_SCC_TO_DPB_ 25_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 26_DN	PHY_SCC_TO_DPB_ 27_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 32_DN	PHY_SCC_TO_DPB_ 33_DN PHY_SCC_TO_DPB_	F	ecc
13 PHY_SCC_TO_DPB_ 24_DN PHY_SCC_TO_DPB_ 24_DP	PHY_SCC_TO_DPB_ 25_DN	PHY_SCC_TO_DPB_ 26_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 27_DN PHY_SCC_TO_DPB_ 27_DP	PHY_SCC_TO_DPB_ 32_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 33_DN PHY_SCC_TO_DPB_ 33_DP	F	200
13 PHY_SCC_TO_DPB_ 24_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 25_DN PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_ 26_DN PHY_SCC_TO_DPB_ 26_DP 12C_DRIVE_PWR_SD A4	PHY_SCC_TO_DPB_ 27_DN PHY_SCC_TO_DPB_ 27_DP	PHY_SCC_TO_DPB_ 32_DN PHY_SCC_TO_DPB_ 32_DP I2C_DRIVE_FLT_LED _SDA6	PHY_SCC_TO_DPB_ 33_DN PHY_SCC_TO_DPB_ 33_DP	F	200
13 PHY_SCC_TO_DPB_ 24_DN PHY_SCC_TO_DPB_ 24_DP UART_EXP_RX	PHY_SCC_TO_DPB_ 25_DN PHY_SCC_TO_DPB_ 25_DP	PHY_SCC_TO_DPB_ 26_DN PHY_SCC_TO_DPB_ 26_DP 12C_DRIVE_PWR_SD A4 12C_DRIVE_PWR_SC	PHY_SCC_TO_DPB_ 27_DN PHY_SCC_TO_DPB_ 27_DP	PHY_SCC_TO_DPB_ 32_DN PHY_SCC_TO_DPB_ 32_DP 12C_DRIVE_FLT_LED _SDA6 12C_DRIVE_FLT_LED	PHY_SCC_TO_DPB_ 33_DN PHY_SCC_TO_DPB_ 33_DP	F E	ec
13 PHY_SCC_TO_DPB_ 24_DN PHY_SCC_TO_DPB_ 24_DP UART_EXP_RX	PHY_SCC_TO_DPB_ 25_DN PHY_SCC_TO_DPB_ 25_DP 12C_DPB_SDA3 12C_DPB_SCL3	PHY_SCC_TO_DPB_ 26_DN PHY_SCC_TO_DPB_ 26_DP 12C_DRIVE_PWR_SD A4 12C_DRIVE_PWR_SC	PHY_SCC_TO_DPB_ 27_DN PHY_SCC_TO_DPB_ 27_DP 12C_DRIVE_INS_SDA	PHY_SCC_TO_DPB_ 32_DN PHY_SCC_TO_DPB_ 32_DP 12C_DRIVE_FLT_LED _SDA6 12C_DRIVE_FLT_LED	PHY_SCC_TO_DPB_ 33_DN PHY_SCC_TO_DPB_ 33_DP DRIVE_1_ACT	F E	ec
13 PHY_SCC_TO_DPB_ 24_DN PHY_SCC_TO_DPB_ 24_DP UART_EXP_RX UART_EXP_TX PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_ 25_DN PHY_SCC_TO_DPB_ 25_DP 12C_DPB_SDA3 12C_DPB_SCL3	PHY_SCC_TO_DPB_ 26_DN PHY_SCC_TO_DPB_ 26_DP 12C_DRIVE_PWR_SD A4 12C_DRIVE_PWR_SC L4 PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_ 27_DN PHY_SCC_TO_DPB_ 27_DP 12C_DRIVE_INS_SDA 5 12C_DRIVE_INS_SCL 5	PHY_SCC_TO_DPB_ 32_DN PHY_SCC_TO_DPB_ 32_DP 12C_DRIVE_FLT_LED _SDA6 12C_DRIVE_FLT_LED _SCL6 PHY_DPB_TO_SCC_	PHY_SCC_TO_DPB_ 33_DN PHY_SCC_TO_DPB_ 33_DP DRIVE_1_ACT DRIVE_0_ACT	F E D	ec

2.4						
19	20	21	22	23	24	De
PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_		
34_DN		36_DN		38_DN		F
PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	Е
34_DP	35_DN	36_DP	37_DN	38_DP	39_DN	E
	PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_	
	35_DP		37_DP		39_DP	
DRIVE_3_ACT		DRIVE_7_ACT		DRIVE_15_ACT		D
DRIVE_2_ACT	DRIVE_5_ACT	DRIVE_6_ACT	DRIVE_13_ACT	DRIVE_14_ACT	DRIVE_17_ACT	С
	DRIVE_4_ACT		DRIVE_12_ACT		DRIVE_16_ACT	
PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_		В
34_DP		36_DP		38_DP		В
PHY_DPB_TO_SCC_	PHY_DPB_TO_SCC_	PHY_DPB_TO_SCC_	PHY_DPB_TO_SCC_	PHY_DPB_TO_SCC_	PHY_DPB_TO_SCC_	_
34_DN	35_DP	36_DN	37_DP	38_DN	39_DP	A
	PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_	
	35_DN		37_DN		39_DN	
M2.5						
25	26	27	28	29	30	De
	20		20		50	
PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_		
28_DN		30_DN		0_DN		F
PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	PHY_SCC_TO_DPB_	_	PHY_SCC_TO_DPB_	_
28_DP	29_DN	30_DP	31_DN		1_DN	E
28_DP		30_DP			_	
	PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_		PHY_SCC_TO_DPB_	
DDIVE 10 157	29_DP	DDU/F 22 467	31_DP	DDU/E 27 467	1_DP	
DRIVE_19_ACT	DBU/E 04	DRIVE_23_ACT	DD0/F 05 157	DRIVE_27_ACT	DBU/E 20 4 5 =	D
DRIVE_18_ACT	DRIVE_21_ACT	DRIVE_22_ACT	DRIVE_25_ACT		DRIVE_29_ACT	С
	DRIVE_20_ACT		DRIVE_24_ACT		DRIVE_28_ACT	
PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_		В
28_DP		30_DP		0_DP		
PHY_DPB_TO_SCC_			PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_	A
28_DN	29_DP	30_DN	31_DP	0_DN	1_DP	
	PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_		PHY_DPB_TO_SCC_	
			31_DN		1_DN	
	29_DN		31_014			
	29_DN		31_014			
	29_DN		31_DN			
	29_DN		31_04			
M2.6	29_DN		31_04			
M2.6 31	29_DN 32	33	34	35	36	D
		33		35	36	D
31	32	33 PHY_SCC_TO_DPB_4_DN	34	35 PHY_SCC_TO_DPB_6_DN		
PHY_SCC_TO_DPB_2_DN	32	PHY_SCC_TO_DPB_4_DN	34	PHY_SCC_TO_DPB_6_DN		-
31 PHY_SCC_TO_DPB_2_DN	32	PHY_SCC_TO_DPB_4_DN	34	PHY_SCC_TO_DPB_6_DN		D
31 PHY_SCC_TO_DPB_2_DN	32 PHY_SCC_TO_DPB_3_DN	PHY_SCC_TO_DPB_4_DN	34 PHY_SCC_TO_DPB_5_DN	PHY_SCC_TO_DPB_6_DN	PHY_SCC_TO_DPB_7_DN	-
31 PHY_SCC_TO_DPB_2_DN PHY_SCC_TO_DPB_2_DP	32	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP	34	PHY_SCC_TO_DPB_6_DN		,
31 PHY_SCC_TO_DPB_2_DN PHY_SCC_TO_DPB_2_DP DRIVE_31_ACT	PHY_SCC_TO_DPB_3_DN PHY_SCC_TO_DPB_3_DP	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP DRIVE_35_ACT	34 PHY_SCC_TO_DPB_5_DN PHY_SCC_TO_DPB_5_DP	PHY_SCC_TO_DPB_6_DN PHY_SCC_TO_DPB_6_DP DRIVE_39_ACT	PHY_SCC_TO_DPB_7_DN PHY_SCC_TO_DPB_7_DP	1
31 PHY_SCC_TO_DPB_2_DN PHY_SCC_TO_DPB_2_DP DRIVE_31_ACT	PHY_SCC_TO_DPB_3_DN PHY_SCC_TO_DPB_3_DP DRIVE_33_ACT	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP	34 PHY_SCC_TO_DPB_5_DN PHY_SCC_TO_DPB_5_DP DRIVE_37_ACT	PHY_SCC_TO_DPB_6_DN	PHY_SCC_TO_DPB_7_DN PHY_SCC_TO_DPB_7_DP SCC_FULL_PGOOD_BUF	1
31 PHY_SCC_TO_DPB_2_DN PHY_SCC_TO_DPB_2_DP DRIVE_31_ACT DRIVE_30_ACT	PHY_SCC_TO_DPB_3_DN PHY_SCC_TO_DPB_3_DP DRIVE_33_ACT DRIVE_32_ACT	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP DRIVE_35_ACT DRIVE_34_ACT	34 PHY_SCC_TO_DPB_5_DN PHY_SCC_TO_DPB_5_DP	PHY_SCC_TO_DPB_6_DN PHY_SCC_TO_DPB_6_DP DRIVE_39_ACT DRIVE_38_ACT	PHY_SCC_TO_DPB_7_DN PHY_SCC_TO_DPB_7_DP	
31 PHY_SCC_TO_DPB_2_DN PHY_SCC_TO_DPB_2_DP DRIVE_31_ACT DRIVE_30_ACT	PHY_SCC_TO_DPB_3_DN PHY_SCC_TO_DPB_3_DP DRIVE_33_ACT DRIVE_32_ACT	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP DRIVE_35_ACT	34 PHY_SCC_TO_DPB_5_DN PHY_SCC_TO_DPB_5_DP DRIVE_37_ACT	PHY_SCC_TO_DPB_6_DN PHY_SCC_TO_DPB_6_DP DRIVE_39_ACT	PHY_SCC_TO_DPB_7_DN PHY_SCC_TO_DPB_7_DP SCC_FULL_PGOOD_BUF	
31 PHY_SCC_TO_DPB_2_DP PHY_SCC_TO_DPB_2_DP DRIVE_31_ACT DRIVE_30_ACT PHY_DPB_TO_SCC_2_DP	PHY_SCC_TO_DPB_3_DN PHY_SCC_TO_DPB_3_DP DRIVE_33_ACT DRIVE_32_ACT	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP DRIVE_35_ACT DRIVE_34_ACT PHY_DPB_TO_SCC_4_DP	34 PHY_SCC_TO_DPB_5_DN PHY_SCC_TO_DPB_5_DP DRIVE_37_ACT DRIVE_36_ACT	PHY_SCC_TO_DPB_6_DN PHY_SCC_TO_DPB_6_DP DRIVE_39_ACT DRIVE_38_ACT PHY_DPB_TO_SCC_6_DP	PHY_SCC_TO_DPB_7_DN PHY_SCC_TO_DPB_7_DP SCC_FULL_PGOOD_BUF SCC_HSC_N	
31 PHY_SCC_TO_DPB_2_DP PHY_SCC_TO_DPB_2_DP DRIVE_31_ACT DRIVE_30_ACT PHY_DPB_TO_SCC_2_DP	PHY_SCC_TO_DPB_3_DN PHY_SCC_TO_DPB_3_DP DRIVE_33_ACT DRIVE_32_ACT	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP DRIVE_35_ACT DRIVE_34_ACT PHY_DPB_TO_SCC_4_DP	34 PHY_SCC_TO_DPB_5_DN PHY_SCC_TO_DPB_5_DP DRIVE_37_ACT DRIVE_36_ACT	PHY_SCC_TO_DPB_6_DN PHY_SCC_TO_DPB_6_DP DRIVE_39_ACT DRIVE_38_ACT PHY_DPB_TO_SCC_6_DP	PHY_SCC_TO_DPB_7_DN PHY_SCC_TO_DPB_7_DP SCC_FULL_PGOOD_BUF SCC_HSC_N	
31 PHY_SCC_TO_DPB_2_DN PHY_SCC_TO_DPB_2_DP DRIVE_31_ACT DRIVE_30_ACT PHY_DPB_TO_SCC_2_DP	PHY_SCC_TO_DPB_3_DN PHY_SCC_TO_DPB_3_DP DRIVE_33_ACT DRIVE_32_ACT	PHY_SCC_TO_DPB_4_DN PHY_SCC_TO_DPB_4_DP DRIVE_35_ACT DRIVE_34_ACT PHY_DPB_TO_SCC_4_DP PHY_DPB_TO_SCC_4_DN	34 PHY_SCC_TO_DPB_5_DN PHY_SCC_TO_DPB_5_DP DRIVE_37_ACT DRIVE_36_ACT	PHY_SCC_TO_DPB_6_DN PHY_SCC_TO_DPB_6_DP DRIVE_39_ACT DRIVE_38_ACT PHY_DPB_TO_SCC_6_DP PHY_DPB_TO_SCC_6_DN	PHY_SCC_TO_DPB_7_DN PHY_SCC_TO_DPB_7_DP SCC_FULL_PGOOD_BUF SCC_HSC_N	-

Note: Pinout view is looking into the top side of the SCC PCBA, going left to right, with the power, SAS, PCIe connectors on the lower corner.

20.7 Compute Module edge connector

The Mono Lake 1S server leverages x16 edge connector pin assignments as defined in OCP microserver specification with a few exceptions, such as newly defined FAST_THROTTLE_N and 10GBase-KR signals. This mandatory primary x16 edge connector is referred to as Connector A. The secondary x16 edge connector is referred to as Connector B.

Table 41. Mono Lake 1S Server Primary X16 OCP Edge Connector A Pinout

Pin Name	B Side	A Side	Pin Name
P12V	1	1	PRSNT_A#
P12V	2	2	P12V
P12V	3	3	P12V
GND	4	4	GND
I2C_SCL	5	5	SVR_ID0/GPIO0
I2C_DATA	6	6	SVR_ID1/GPIO1
GND	7	7	COM_TX
PWR_BTN#	8	8	COM_RX
USB_P	9	9	SVR_ID2/GPIO2
USB_N	10	10	SVR_ID3/GPIO3
SYS_RESET#	11	11	PCIEO_RESET#
I2C_ALERT#	12	12	GND
GND	13	13	PCIEO_REFCLK_P
GND	14	14	PCIEO_REFCLK_N
PCIE0_TX0_P	15	15	GND
PCIEO_TXO_N	16	16	GND
GND	17	17	PCIEO_RXO_P
GND	18	18	PCIEO_RXO_N
PCIE0_TX1_P	19	19	GND
PCIE0_TX1_N	20	20	GND
GND	21	21	PCIEO_RX1_P
GND	22	22	PCIEO_RX1_N
PCIE0_TX2_P	23	23	GND
PCIE0_TX2_N	24	24	GND
GND	25	25	PCIEO_RX2_P
GND	26	26	PCIEO_RX2_N
PCIE0_TX3_P	27	27	GND
PCIE0_TX3_N	28	28	GND
GND	29	29	PCIEO_RX3_P
GND	30	30	PCIEO_RX3_N
SATA0_TX_P	31	31	GND
SATA0_TX_N	32	32	GND
GND	33	33	SATAO_RX_P

Pin Name	В	Α	Pin Name
	Side	Side	
GND	42	42	NIC_SMBUS_ ALERT#
NIC_SMBUS_SCL	43	43	GND
NIC_SMBUS_SDA	44	44	GND
GND	45	45	KRO_RX_P
GND	46	46	KRO_RX_N
KRO_TX_P	47	47	GND
KRO_TX_N	48	48	GND
GND	49	49	PCIE1_RX0_P
GND	50	50	PCIE1_RX0_N
PCIE1_TX0_P	51	51	GND
PCIE1_TX0_N	52	52	GND
GND	53	53	PCIE1_RX1_P
GND	54	54	PCIE1_RX1_N
PCIE1_TX1_P	55	55	GND
PCIE1_TX1_N	56	56	GND
GND	57	57	PCIE1_RX2_P
GND	58	58	PCIE1_RX2_N
PCIE1_TX2_P	59	59	GND
PCIE1_TX2_N	60	60	GND
GND	61	61	PCIE1_RX3_P
GND	62	62	PCIE1_RX3_N
PCIE1_TX3_P	63	63	GND
PCIE1_TX3_N	64	64	GND
GND	65	65	PCIE2_RX0_P
GND	66	66	PCIE2_RX0_N
PCIE2_TX0_P	67	67	GND
PCIE2_TX0_N	68	68	GND
GND	69	69	PCIE2_RX1_P
GND	70	70	PCIE2_RX1_N
PCIE2_TX1_P	71	71	GND
PCIE2_TX1_N	72	72	GND
GND	73	73	PCIE2_RX2_P
GND	74	74	PCIE2_RX2_N
PCIE2_TX2_P	75	75	GND

GND	34	34	SATAO_RX_N
PCIE1_REFCLK_P	35	35	GND
PCIE1_REFCLK_N	36	36	GND
GND	37	37	PCIE2_REFCLK_P
GND	38	38	PCIE2_REFCLK_N
PCIE1_RESET#	39	39	GND
PCIE2_RESET#	40	40	GND
GND	41	41	FAST_THROTTLE_N

PCIE2_TX2_N	76	76	GND
GND	77	77	PCIE2_RX3_P
GND	78	78	PCIE2_RX3_N
PCIE2_TX3_P	79	79	GND
PCIE2_TX3_N	80	80	GND
GND	81	81	P12V
GND	82	82	P12V

Table 42. Mono Lake 1S Server Primary x16 OCP Edge Connector B Pinout

Pin Name	В	Α	Pin Name
	Side	Side	
P12V	1	1	PRSNT_B#
P12V	2	2	P12V
P12V	3	3	P12V
GND	4	4	GND
NCSI_TXEN	5	5	NCSI_RCLK
NCSI_TXD0	6	6	NCSI_RXD0
NCSI_TXD1	7	7	NCSI_RXD1
NCSI_CRSDV	8	8	GND
NCSI_RXER	9	9	PCIE4_REFCLK_P
GND	10	10	PCIE4_REFCLK_N
PCIE3_RESET#	11	11	GND
PCIE4_RESET#	12	12	GND
PCIE5_RESET#	13	13	PCIE5_REFCLK_P
GND	14	14	PCIE5_REFCLK_N
KR4_TX0_P	15	15	GND
KR4_TX0_N	16	16	GND
GND	17	17	KR1_RX0_P
GND	18	18	KR1_RX0_N
KR1_TX1_P	19	19	GND
KR1_TX1_N	20	20	GND
GND	21	21	N/A
GND	22	22	N/A
N/A	23	23	GND
N/A	24	24	GND
GND	25	25	N/A
GND	26	26	N/A
N/A	27	27	GND
N/A	28	28	GND
GND	29	29	N/A
GND	30	30	N/A
PCIE3_REFCLK_P	31	31	GND

Pin Name	В	Α	Pin Name
	Side	Side	
GND	42	42	PCIE3_RX2_N
PCIE3_TX2_P	43	43	GND
PCIE3_TX2_N	44	44	GND
GND	45	45	PCIE3_RX3_P
GND	46	46	PCIE3_RX3_N
PCIE3_TX3_P	47	47	GND
PCIE3_TX3_N	48	48	GND
GND	49	49	PCIE4_RX0_P
GND	50	50	PCIE4_RX0_N
PCIE4_TX0_P	51	51	GND
PCIE4_TX0_N	52	52	GND
GND	53	53	PCIE4_RX1_P
GND	54	54	PCIE4_RX1_N
PCIE4_TX1_P	55	55	GND
PCIE4_TX1_N	56	56	GND
GND	57	57	PCIE4_RX2_P
GND	58	58	PCIE4_RX2_N
PCIE4_TX2_P	59	59	GND
PCIE4_TX2_N	60	60	GND
GND	61	61	PCIE4_RX3_P
GND	62	62	PCIE4_RX3_N
PCIE4_TX3_P	63	63	GND
PCIE4_TX3_N	64	64	GND
GND	65	65	PCIE5_RX0_P
GND	66	66	PCIE5_RX0_N
PCIE5_TX0_P	67	67	GND
PCIE5_TX0_N	68	68	GND
GND	69	69	PCIE5_RX1_P
GND	70	70	PCIE5_RX1_N
PCIE5_TX1_P	71	71	GND
PCIE5_TX1_N	72	72	GND
GND	73	73	PCIE5_RX2_P

PCIE3_REFCLK_N	32	32	GND
GND	33	33	PCIE3_RX0_P
GND	34	34	PCIE3_RX0_N
PCIE3_TX0_P	35	35	GND
PCIE3_TX0_N	36	36	GND
GND	37	37	PCIE3_RX1_P
GND	38	38	PCIE3_RX1_N
PCIE3_TX1_P	39	39	GND
PCIE3_TX1_N	40	40	GND
GND	41	41	PCIE3_RX2_P

GND	74	74	PCIE5_RX2_N
PCIE5_TX2_P	75	75	GND
PCIE5_TX2_N	76	76	GND
GND	77	77	PCIE5_RX3_P
GND	78	78	PCIE5_RX3_N
PCIE5_TX3_P	79	79	GND
PCIE5_TX3_N	80	80	GND
GND	81	81	P12V
POWER_FAIL_N	82	82	P12V

20.8 I/O Module coplanar connector





Figure 115. IOM coplanar connector

Table 43. IOM coplanar connector pinout



16	15	14	13	12	- 11	10	9		Dec
								_	
COMP_SPARE_1		I2C_DPB_SDA		USB_COMP_DN		SLOTID_1			Α
			COMP_TO_BMC_RE		BMC_TO_EXP_RESE		PCIE_COMP_TO_IO		
COMP_SPARE_0	EXP_SPARE_1	I2C_DPB_SCL	SET	USB_COMP_DP	T_N	SLOTID_0	M_CLK_4_DN		В
							PCIE_COMP_TO_IO		
	EXP_SPARE_0		SYS_RESET_N		DPB_MISC_ALERT		M_CLK_4_DP	- 1	
						I2C_BMC_COMP_SD			
PWM_OUT_ZONE_C				COMP_PWR_EN		A			c
			COMP_POWER_FAIL			I2C_BMC_COMP_SC	I2C_BMC_COMP_AL		
PWM_OUT_ZONE_D		COMP_PWR_BTN_N		SCC_RMT_TYPE_0	UART_COMP_RX	L	ERT_N		D
			COMP_FAST_THRO				PCIE_COMP_TO_IO	-	
	ENCL_FAULT_LED		TTLE_N		UART_COMP_TX		M_RST_4	- 1	
PCIE_IOM_TO_COM	ENCE_FACET_EED	PCIE_IOM_TO_COM	1122_14	PCIE_IOM_TO_COM	OAKT_COMP_TX	PCIE_IOM_TO_COM	M_K51_4	- 1	_
		P_21_DN				P_17_DN			Ε
P_23_DN	DOLE TO COM		DOLE HOME TO COM	P_19_DN	DOLE TO COM		DOLE TON TO COM	-	-
	PCIE_IOM_TO_COM								
P_23_DP	P_22_DN	P_21_DP	P_20_DN	P_19_DP	P_18_DN	P_17_DP	P_16_DN	-	F
	PCIE_IOM_TO_COM		PCIE_IOM_TO_COM		PCIE_IOM_TO_COM		PCIE_IOM_TO_COM		
	P_22_DP		P_20_DP		P_18_DP		P_16_DP	_	
PCIE_COMP_TO_IO		PCIE_COMP_TO_IO		PCIE_COMP_TO_IO		PCIE_COMP_TO_IO			
M_23_DN		M_21_DN		M_19_DN		M_17_DN			G
PCIE_COMP_TO_IO	PCIE_COMP_TO_IO	PCIE_COMP_TO_IO	PCIE_COMP_TO_IO	PCIE_COMP_TO_IO	PCIE_COMP_TO_IO	PCIE_COMP_TO_IO	PCIE_COMP_TO_IO		
M_23_DP	M_22_DN	M_21_DP	M_20_DN	M_19_DP	M_18_DN	M_17_DP	M_16_DN		н
	PCIE_COMP_TO_IO		PCIE_COMP_TO_IO		PCIE_COMP_TO_IO		PCIE_COMP_TO_IO		
	M_22_DP		M_20_DP				M_16_DP	- 1	
	III_EE_DF		IN_EU_DF		M_18_DP		M_10_DF	-1	
								1	
8	7	6	5	4	3	2	1		Dec
8		6		4		2			De
8		6		4 SCC_RMT_FULL_PW	3	2			De
		6 I2C_EXP_LOC_SDA			3	2 I2C_DPB_MISC_SDA	1		
			5	SCC_RMT_FULL_PW R_EN	3		1		
P12V_IOM	7	I2C_EXP_LOC_SDA	5 PCIE_COMP_TO_IO	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW	3 BMC_LOC_HEARTB	I2C_DPB_MISC_SDA	1 PCIE_COMP_TO_IO		A
8 P12V_IOM P12V_IOM			5 PCIE_COMP_TO_IO M_CLK_3_DN	SCC_RMT_FULL_PW R_EN	3 BMC_LOC_HEARTB EAT		1 PCIE_COMP_TO_IO M_CLK_2_DN		De A
P12V_IOM	7 P12V_IOM	I2C_EXP_LOC_SDA	5 PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW	3 BMC_LOC_HEARTB EAT BMC_RMT_HEARTB	I2C_DPB_MISC_SDA	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO		A
P12V_IOM P12V_IOM	7	I2C_EXP_LOC_SCL	5 PCIE_COMP_TO_IO M_CLK_3_DN	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN	3 BMC_LOC_HEARTB EAT	I2C_DPB_MISC_SDA	1 PCIE_COMP_TO_IO M_CLK_2_DN		В
P12V_IOM	7 P12V_IOM	I2C_EXP_LOC_SDA	5 PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED	3 BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT	I2C_DPB_MISC_SDA	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO		В
P12V_IOM P12V_IOM P12V_IOM	7 P12V_IOM P12V_A_PGOOD	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA	5 PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E	3 BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA	1 PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP		A B
P12V_IOM P12V_IOM P12V_IOM	7 P12V_IOM	I2C_EXP_LOC_SCL	5 PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT	I2C_DPB_MISC_SDA	1 PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N		A B
P12V_IOM P12V_IOM P12V_IOM	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO		A B
P12V_IOM P12V_IOM P12V_IOM P12V_IOM	7 P12V_IOM P12V_A_PGOOD	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL	5 PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL	1 PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N		A B
P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO		A B
P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2		A B
P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM PCIE_IOM_TO_COM	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN PCIE_IOM_TO_COM	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN PCIE_IOM_TO_COM	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN PCIE_IOM_TO_COM	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM P_14_DN	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM P_12_DN	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM P_10_DN	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM P_B_DN		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN PCIE_IOM_TO_COM P_15_DP	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM P_14_DN PCIE_IOM_TO_COM	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM P_10_DN PCIE_IOM_TO_COM	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM P_8_DN PCIE_IOM_TO_COM		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM P15_IOM P_15_DN PCIE_IOM_TO_COM P_15_DP PCIE_COMP_TO_IO	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM P_14_DN PCIE_IOM_TO_COM	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM P_13_DP	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM P_11_DP	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM P_10_DN PCIE_IOM_TO_COM	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM P_9_DP	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM P_8_DN PCIE_IOM_TO_COM		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM PCIE_IOM_TO_COM PCIE_OMP_TO_IOM PCIE_COMP_TO_IOM M_15_DN	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM P_14_DN PCIE_IOM_TO_COM P_14_DP	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM P_13_DP PCIE_IOM_TO_COM	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM P_12_DN PCIE_IOM_TO_COM P_12_DP	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM P_11_DP PCIE_COMP_TO_IO M_11_DN	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM P_10_DN PCIE_IOM_TO_COM P_10_DP	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM P_9_DP PCIE_IOM_TO_COM P_9_DP	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM P_8_DN PCIE_IOM_TO_COM		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN PCIE_IOM_TO_COM P_15_DP PCIE_COMP_TO_IO M_15_DN PCIE_COMP_TO_IO	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM P_14_DN PCIE_IOM_TO_COM P_14_DP PCIE_COMP_TO_IO	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM P_13_DP PCIE_COMP_TO_IO M_13_DN	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM P_12_DN PCIE_IOM_TO_COM P_12_DP PCIE_COMP_TO_IO	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM P_11_DP PCIE_COMP_TO_IO M_11_DN	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM P_10_DN PCIE_IOM_TO_COM P_10_DP PCIE_COMP_TO_IO	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM P_9_DP PCIE_IOM_TO_COM P_9_DP	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM P_B_DN PCIE_IOM_TO_COM P_B_DP PCIE_COMP_TO_IO		A B C D
P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN PCIE_IOM_TO_COM P_15_DP PCIE_COMP_TO_IO M_15_DN PCIE_COMP_TO_IO	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM P_14_DN PCIE_IOM_TO_COM P_14_DP PCIE_COMP_TO_IO M_14_DN	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM P_13_DP PCIE_COMP_TO_IO M_13_DN PCIE_COMP_TO_IO	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM P_12_DP PCIE_IOM_TO_COM P_12_DP	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM P_11_DP PCIE_COMP_TO_IO M_11_DN PCIE_COMP_TO_IO	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM P_10_DN PCIE_IOM_TO_COM P_10_DP	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM P_9_DP PCIE_COMP_TO_IO M_9_DN PCIE_COMP_TO_IO	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM P_8_DN PCIE_IOM_TO_COM P_8_DN PCIE_IOM_TO_COM P_8_DN PCIE_COMP_TO_IO M_RST_2		A B C
P12V_IOM P12V_IOM P12V_IOM P12V_IOM PCIE_IOM_TO_COM P_15_DN PCIE_IOM_TO_COM P_15_DP PCIE_COMP_TO_IO M_15_DN	7 P12V_IOM P12V_A_PGOOD UART_SDB_RX UART_SDB_TX PCIE_IOM_TO_COM P_14_DN PCIE_IOM_TO_COM P_14_DP PCIE_COMP_TO_IO	I2C_EXP_LOC_SDA I2C_EXP_LOC_SCL I2C_EXP_RMT_SDA I2C_EXP_RMT_SCL I2C_EXP_RMT_SCL PCIE_IOM_TO_COM P_13_DN PCIE_IOM_TO_COM P_13_DP PCIE_COMP_TO_IO M_13_DN PCIE_COMP_TO_IO	PCIE_COMP_TO_IO M_CLK_3_DN PCIE_COMP_TO_IO M_CLK_3_DP IOM_LOC_INS_N PCIE_COMP_TO_IO M_RST_3 PCIE_IOM_TO_COM P_12_DN PCIE_IOM_TO_COM P_12_DP PCIE_COMP_TO_IO	SCC_RMT_FULL_PW R_EN SCC_LOC_FULL_PW R_EN SYS_PWR_LED SCC_STBY_PWR_E N PCIE_IOM_TO_COM P_11_DN PCIE_IOM_TO_COM P_11_DP PCIE_COMP_TO_IO M_11_DN PCIE_COMP_TO_IO	BMC_LOC_HEARTB EAT BMC_RMT_HEARTB EAT SCC_RMT_HEARTB EAT SCC_LOC_HEARTBE AT PCIE_IOM_TO_COM P_10_DN PCIE_IOM_TO_COM P_10_DP PCIE_COMP_TO_IO	I2C_DPB_MISC_SDA I2C_DPB_MISC_SCL I2C_SCC_SDA I2C_SCC_SCL PCIE_IOM_TO_COM P_9_DN PCIE_IOM_TO_COM P_9_DP PCIE_COMP_TO_IO M_9_DN PCIE_COMP_TO_IO	PCIE_COMP_TO_IO M_CLK_2_DN PCIE_COMP_TO_IO M_CLK_2_DP IOM_MATED_N PCIE_COMP_TO_IO M_RST_2 PCIE_IOM_TO_COM P_B_DN PCIE_IOM_TO_COM P_B_DP PCIE_COMP_TO_IO		A B C D

20.9 NIC mezzanine connector

Table 44. NIC Mezzanine connector pinout


Pin Name	Pin #			Pin Name
		\circ		
MEZZ_A_PRSNT_120_N	120	120 60		GND
GND	119 59		59	PCIE_IOM_TO_COMP_23_DN
GND	118		58	PCIE_IOM_TO_COMP_23_DP
PCIE_COMP_TO_IOM_23_DN	117		57	GND
PCIE_COMP_TO_IOM_23_DP	116		56	GND
GND	115		55	PCIE_IOM_TO_COMP_22_DN
GND	114		54	PCIE_IOM_TO_COMP_22_DP
PCIE_COMP_TO_IOM_22_DN	113		53	GND

PCIE_COMP_TO_IOM_22_DP	112	52	gND
GND	111	51	PCIE_IOM_TO_COMP_21_DN
GND	110	50	PCIE_IOM_TO_COMP_21_DP
PCIE_COMP_TO_IOM_21_DN	109	49	GND
PCIE_COMP_TO_IOM_21_DP	108	48	GND GND
GND	107	47	PCIE_IOM_TO_COMP_20_DN
GND	106	46	PCIE_IOM_TO_COMP_20_DP
PCIE_COMP_TO_IOM_20_DN	105	45	GND
PCIE_COMP_TO_IOM_20_DP	104	44	GND
GND	103	43	PCIE_IOM_TO_COMP_19_DN
GND	102	42	PCIE_IOM_TO_COMP_19_DP
PCIE_COMP_TO_IOM_19_DN	101	41	GND
PCIE_COMP_TO_IOM_19_DP	100	40	GND
GND	99	39	PCIE_IOM_TO_COMP_18_DN
GND	98	38	PCIE_IOM_TO_COMP_18_DP
PCIE_COMP_TO_IOM_18_DN	97	37	GND
PCIE_COMP_TO_IOM_18_DP	96	36	GND
GND	95	35	PCIE_IOM_TO_COMP_17_DN
GND	94	34	PCIE_IOM_TO_COMP_17_DP
PCIE_COMP_TO_IOM_17_DN	93	33	GND
PCIE_COMP_TO_IOM_17_DP	92	32	gND
GND	91	31	PCIE_IOM_TO_COMP_16_DN
GND	90	30	PCIE_IOM_TO_COMP_16_DP
PCIE_COMP_TO_IOM_16_DN	89	29	GND
PCIE_COMP_TO_IOM_16_DP	88	28	GND
GND	87	27	1
GND	86	26	i l
PCIE_COMP_TO_IOM_CLK_4_DN	85	25	GND GND
PCIE_COMP_TO_IOM_CLK_4_DP	84	24	GND
GND	83	23	NCSI_RXD1_R
GND	82	22	NCSI_RXD0_R
NCSI_TXD1	81	21	GND
NCSI_TXD0	80	20	GND
GND	79	19	I2C_MEZZ_OOB_SDA
NCSI_RX_ER_R	78	18	I2C_MEZZ_OOB_SCL
PCIE_WAKE_N	77	17	PCIE_COMP_TO_IOM_RST_4_R
I2C_MEZZ_FRU_SENSOR_SDA	76	16	NCSI_TXEN_R
I2C_MEZZ_FRU_SENSOR_SCL	75	15	NCSI_RCLK
I2C_MEZZ_ALERT_R_N	74	14	NCSI_RCSDV_R
GND	73	13	P3V3
P3V3	72	12	P3V3
P3V3	71	11	P3V3
P3V3	70	10	P3V3

P3V3	69		9	GND
GND	68		8	GND
GND	67		7	P3V3_STBY
P3V3_STBY	66		6	GND
GND	65		5	GND
GND	64		4	P5V_STBY
P12V_STBY	63		3	P5V_STBY
P12V_STBY	62		2	P5V_STBY
P12V_STBY	61		1	MEZZA_PRSNT1_N
	0			

20.10 M.2 connector

Table 45. PCIe M.2 connector



20.11 DPB to DPB coplanar connector




Figure 116: DPB to DPB coplanar connectors

Table 46. DPB to DPB signal connector pinout

1	2	3	4	5	6	7	8	De	code
PCIE_SCC_B_TO_CO MP_B_0_DN		PCIE_SCC_B_TO_CO MP_B_2_DN		PCIE_SCC_B_TO_CO MP_B_4_DN		PCIE_SCC_B_TO_CO MP_B_6_DN		н	
PCIE_SCC_B_TO_CO MP_B_0_DP	PCIE_SCC_B_TO_CO MP_B_1_DN	PCIE_SCC_B_TO_CO MP_B_2_DP	PCIE_SCC_B_TO_CO MP_B_3_DN	PCIE_SCC_B_TO_CO MP_B_4_DP	PCIE_SCC_B_TO_CO MP_B_5_DN	PCIE_SCC_B_TO_CO MP_B_6_DP	PCIE_SCC_B_TO_CO MP_B_7_DN	G	н
	PCIE_SCC_B_TO_CO MP_B_1_DP		PCIE_SCC_B_TO_CO MP_B_3_DP		PCIE_SCC_B_TO_CO MP_B_5_DP		PCIE_SCC_B_TO_CO MP_B_7_DP		G
PCIE_COMP_B_TO_ SCC_B_CLK_0_DN		I2C_CLIP_A_SDA		I2C_BMC_B_EXP_B_ SDA		UART_SDB_B_RX		F	
PCIE_COMP_B_TO_ SCC_B_CLK_0_DP	I2C_DPB_A_SDA_B UF	I2C CLIP A SCL	PCIE_COMP_B_TO_ SCC_B_RST_0	I2C_BMC_B_EXP_B_ SCL	SCC_B_RESET_N	UART_SDB_B_TX	PWM_SCC_A_ZONE _D	E	F
	I2C_DPB_A_SCL_BU F		COMP_B_EXP_B_SP ARE_0				PWM_SCC_A_ZONE _C		E
PCIE_COMP_B_TO_ SCC_B_0_DN		PCIE_COMP_B_TO_ SCC_B_2_DN		PCIE_COMP_B_TO_ SCC_B_4_DN		PCIE_COMP_B_TO_ SCC_B_6_DN		D	
PCIE_COMP_B_TO_ SCC_B_0_DP	I2C_SCC_B_SDA	PCIE_COMP_B_TO_ SCC_B_2_DP	PWM_BMC_A_ZONE _D	PCIE_COMP_B_TO_ SCC_B_4_DP	I2C_DRIVE_B_FLT_L ED_SCL	PCIE_COMP_B_TO_ SCC_B_6_DP	UART_IOC_B_RX	c	D
	I2C_SCC_B_SCL		PWM_BMC_A_ZONE _C		I2C_DRIVE_B_FLT_L ED_SDA		UART_IOC_B_TX		c
PWM_BMC_B_ZONE _D		I2C_DPB_B_SDA		I2C_BMC_A_EXP_B_ SDA		UART_EXP_B_RX		В	
PWM_BMC_B_ZONE _C	PCIE_COMP_B_TO_ SCC_B_1_DN	I2C DPB B SCL	PCIE_COMP_B_TO_ SCC_B_3_DN	I2C_BMC_A_EXP_B_ SCL	PCIE_COMP_B_TO_ SCC_B_5_DN	UART_EXP_B_TX	PCIE_COMP_B_TO_ SCC_B_7_DN	A	В
	PCIE_COMP_B_TO_ SCC_B_1_DP		PCIE_COMP_B_TO_ SCC_B_3_DP		PCIE_COMP_B_TO_ SCC_B_5_DP		PCIE_COMP_B_TO_ SCC_B_7_DP		Α

9	10	11	12	De	code
GND		DRIVE_B_35_ACT		м	
SCC_B_TYPE_3	GND	DRIVE_B_34_ACT	P5V_B_2	L	N
SCC_B_FAULT_LED	SCC_B_TYPE_2	DRIVE_B_33_ACT	P3V3_STBY_B	K	M
DPB_PWR_BTN_BU					\top
F_B	SCC_B_TYPE_1	DRIVE_B_32_ACT	P3V3_STBY_A	J	L
SCC_B_STBY_PWR_					
EN	SCC_B_TYPE_0	DRIVE_B_31_ACT	FDPB_FAN_LED3	н	K
P12V_B_PGOOD	SCC_B_INS_N	DRIVE_B_30_ACT	FDPB_FAN_LED2	G	J
P12V_IN_PGOOD	SCC_A_INS_N	DRIVE_B_29_ACT	FDPB_FAN_LED1	F	н
DRAWER_CLOSED_					\top
N	IOM_B_INS_N	DRIVE_B_28_ACT	FDPB_FAN_LED0	E	G
SCC_B_FULL_PGOO					Т
D	IOM_A_INS_N	DRIVE_B_27_ACT	SCC_B_HEARTBEAT	D	F
SCC_B_FULL_PWR_					Т
EN	FAN_3_INS_N	DRIVE_B_26_ACT	SCC_A_HEARTBEAT	c	E
SCC_A_FULL_PWR_			BMC_B_HEARTBEA		
EN	FAN_2_INS_N	DRIVE_B_25_ACT	Т	В	D
SCC_B_STBY_PGOO			BMC_A_HEARTBEA		
D	FAN_1_INS_N	DRIVE_B_24_ACT	Т	Α	c
			BMC_B_EXP_B_SPA		
	FAN_0_INS_N		RE_1		В
			BMC_B_EXP_B_SPA		
	SCC_B_PWR_LED		RE_0		А

6 5 3 Decoder 2 1 GND Н GND GND GND GND GND GND G F GND GND P12V_IN | P12V_IN | P12V_IN | P12V_IN P12V_IN P12V_IN P12V_IN P12V_IN E GND GND GND GND P12V_IN | P12V_IN | P12V_IN P12V_IN D P12V_B P12V_B P12V_IN P12V_IN P12V_IN C P12V_IN P12V_IN P12V_B P12V_B P12V IN P12V_IN P12V_IN В P12V_B P12V_B P12V_IN P12V_IN P12V_IN P12V_IN Α

Table 47. DPB to DPB power connector pinout

20.12 Debug header (USB 3.0 remapped) connector




Figure 117. Debug header connector pin definitions

20.13 Front panel connector





Table 48. Front Panel board connector pinout

I		
ı	GND	
1		
1	S1	UART_EXP_A_TX
	S2	UART_EXP_A_RX
	S3	GND
	S4	UART_IOC_A_TX
Ī	S5	UART_IOC_A_RX
Ī	S6	GND
1	S7	DPB_PWR_BTN_A
1	S8	I2C_DPB_A_SCL_BUF
	S9	I2C_DPB_A_SDA_BUF
	S10	RST_BTN_A_N
	S11	P3V3_STBY_A
	S12	SYS_PWR_LED_A
	S13	ENCL_FAULT_LED_A
_	S14	
_	P1	P5V_USB_A
_		P5V_USB_B
_	Р3	ENCL_FAULT_LED_B
_	P4	SYS_PWR_LED_B
_		P3V3_STBY_B
-	P6	RST_BTN_B_N
_	P7	GND
	P8	I2C_DPB_B_SCL
	P9	I2C_DPB_B_SDA
-	P10	DPB_PWR_BTN_B
_		UART_IOC_B_TX
-	P12	UART_IOC_B_RX
-		GND
		UART_EXP_B_TX
	P15	UART_EXP_B_RX
Į	O	
	GND	

20.14 Fan Connector

Table 49. Fan Connector pinout



Pin Name	FAN_0_TACH0	FAN_0_PWM	FAN_0_INS_N	P12V_FAN0	GND
Din #	1	3	5	7	9
Pin #	2	4	6	8	10
Pin Name	FAN_0_TACH1	FAN_0_PWM		P12V_FAN0	GND

20.15 Front Drive Plane Board SAS Connector (to SCC)



Figure 118. Front DPB SAS connector to SCC

Table 50. SCC FDPB SAS connector (M2) pinout

1	2	3	4	5	6	De	cod
PHY_DRV_A_TO_		PHY_DRV_A_TO_		PHY_DRV_A_TO_			
SCC_A_0_DN		SCC_A_2_DN		SCC_A_4_DN		A	
PHY_DRV_A_TO_	PHY_DRV_A_TO_	PHY_DRV_A_TO_	PHY_DRV_A_TO_	PHY_DRV_A_TO_	PHY_DRV_A_TO_	В	
SCC_A_0_DP	SCC_A_1_DN	SCC_A_2_DP	SCC_A_3_DN	SCC_A_4_DP	SCC_A_5_DN		
	PHY_DRV_A_TO_		PHY_DRV_A_TO_		PHY_DRV_A_TO_		
	SCC_A_1_DP		SCC_A_3_DP		SCC_A_5_DP		
SCC_A_STBY_PG OOD		SCC_A_HEARTBE AT		SCC_A_TYPE_0		c	
BMC_A_HEARTBE AT	P3V3_STBY_A	SCC_B_HEARTBE AT	SCC_A_SLOT_ID_ 0	SCC_A_TYPE_1	SCC_A_TYPE_2	D	
	SCC_A_STBY_PW R_EN		SCC_A_SLOT_ID_ 1		SCC_A_TYPE_3		
PHY_SCC_A_TO_		PHY_SCC_A_TO_		PHY_SCC_A_TO_		_	
DRV_A_0_DP		DRV_A_2_DP		DRV_A_4_DP		E	
PHY_SCC_A_TO_	PHY_SCC_A_TO_	PHY_SCC_A_TO_	PHY_SCC_A_TO_	PHY_SCC_A_TO_	PHY_SCC_A_TO_	F	Т
DRV_A_0_DN	DRV_A_1_DP	DRV_A_2_DN	DRV_A_3_DP	DRV_A_4_DN	DRV_A_5_DP		
	PHY_SCC_A_TO_		PHY_SCC_A_TO_		PHY_SCC_A_TO_		
	DRV_A_1_DN		DRV_A_3_DN		DRV_A_5_DN		

7	8	9	10	11	12	De	СО
PHY_DRV_A_TO_SC C_A_11_DN		PHY_DRV_A_TO_SC C_A_9_DN		PHY_DRV_A_TO_SC C_A_7_DN		А	
PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	В	T
C_A_11_DP	C_A_10_DN	C_A_9_DP	C_A_8_DN	C_A_7_DP	C_A_6_DN	ь	╛
	PHY_DRV_A_TO_SC C_A_10_DP		PHY_DRV_A_TO_SC C_A_8_DP		PHY_DRV_A_TO_SC C_A_6_DP		
UART_SDB_A_TX		SCC_A_PWR_LED		DRIVE_INSERT_AL ERT_A_N		с	
UART_SDB_A_RX	PWM_SCC_A_ZON E_C	SCC_A_FULL_PWR _EN	SCC_A_FAULT_LE D	SCC_A_INS_N	I2C_CLIP_A_SCL	D	
	PWM_SCC_A_ZON E_D		SCC_A_RESET_N		I2C_CLIP_A_SDA		
PHY_SCC_A_TO_D		PHY_SCC_A_TO_D		PHY_SCC_A_TO_D		_	1
RV_A_11_DP		RV_A_9_DP		RV_A_7_DP		E	
	PHY_SCC_A_TO_D		PHY SCC A TO D		PHY SCC A TO D		1
RV_A_11_DN	RV_A_10_DP	RV_A_9_DN	RV_A_8_DP	RV_A_7_DN	RV_A_6_DP	F	
KV_A_TI_DN				KV_A_/_DIN			d
	PHY_SCC_A_TO_D		PHY_SCC_A_TO_D		PHY_SCC_A_TO_D		
	RV_A_10_DN		RV_A_8_DN		RV_A_6_DN		
		45		47		2	
13	14	15	16	17	18	Dec	c
13 PHY_DRV_A_TO_SC	14	PHY_DRV_A_TO_SC	16	PHY_DRV_A_TO_SC	18	Dec	c
13 PHY_DRV_A_TO_SC C_A_12_DN	14	PHY_DRV_A_TO_SC C_A_14_DN	16	PHY_DRV_A_TO_SC C_A_16_DN	18	А	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC	14	PHY_DRV_A_TO_SC C_A_14_DN	16	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC	18		c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC	14 PHY_DRV_A_TO_SC C_A_13_DN	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP	1 6 PHY_DRV_A_TO_SC C_A_15_DN	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP	18 PHY_DRV_A_TO_SC C_A_17_DN	А	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC	14 PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP	1 6 PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP	18 PHY_DRV_A_TO_SC	А	C
PHY_DRV_A_TO_SC C_A_12_DN	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC	А	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP UART_EXP_A_TX	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP 12C_DPB_A_SCL_BU F	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S CL	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC	В	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA	PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC C_A_17_DP	A B	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP JART_EXP_A_TX JART_EXP_A_RX	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP 12C_DPB_A_SCL_BU F 12C_DPB_A_SDA_BU F	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S CL I2C_DRIVE_A_INS_S DA	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC C_A_17_DP DRIVE_A_0_ACT	A B C	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP UART_EXP_A_TX UART_EXP_A_RX PHY_SCC_A_TO_DR	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP 12C_DPB_A_SCL_BU F 12C_DPB_A_SDA_BU F	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S CL I2C_DRIVE_A_INS_S DA	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC C_A_17_DP DRIVE_A_0_ACT	A B	
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP JART_EXP_A_TX JART_EXP_A_RX PHY_SCC_A_TO_DR V_A_12_DP	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP 12C_DPB_A_SCL_BU F 12C_DPB_A_SDA_BU F	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA PHY_SCC_A_TO_DR V_A_14_DP	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S CL I2C_DRIVE_A_INS_S DA	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA PHY_SCC_A_TO_DR V_A_16_DP	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC C_A_17_DP DRIVE_A_0_ACT DRIVE_A_1_ACT	A B C D	
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP JART_EXP_A_TX JART_EXP_A_RX PHY_SCC_A_TO_DR V_A_12_DP PHY_SCC_A_TO_DR	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP 12C_DPB_A_SCL_BU F 12C_DPB_A_SDA_BU F	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA PHY_SCC_A_TO_DR V_A_14_DP	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S CL I2C_DRIVE_A_INS_S DA	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA PHY_SCC_A_TO_DR V_A_16_DP	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC C_A_17_DP DRIVE_A_0_ACT DRIVE_A_1_ACT	A B C	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP UART_EXP_A_TX UART_EXP_A_RX PHY_SCC_A_TO_DR V_A_12_DP	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP 12C_DPB_A_SCL_BU F 12C_DPB_A_SDA_BU F PHY_SCC_A_TO_DR	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA PHY_SCC_A_TO_DR V_A_14_DP PHY_SCC_A_TO_DR	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S CL I2C_DRIVE_A_INS_S DA	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA PHY_SCC_A_TO_DR V_A_16_DP PHY_SCC_A_TO_DR	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC C_A_17_DP DRIVE_A_0_ACT DRIVE_A_1_ACT	A B C D	c
13 PHY_DRV_A_TO_SC C_A_12_DN PHY_DRV_A_TO_SC C_A_12_DP JART_EXP_A_TX JART_EXP_A_RX PHY_SCC_A_TO_DR V_A_12_DP PHY_SCC_A_TO_DR	14 PHY_DRV_A_TO_SC C_A_13_DN PHY_DRV_A_TO_SC C_A_13_DP I2C_DPB_A_SCL_BU F I2C_DPB_A_SDA_BU F PHY_SCC_A_TO_DR V_A_13_DP	PHY_DRV_A_TO_SC C_A_14_DN PHY_DRV_A_TO_SC C_A_14_DP I2C_DRIVE_A_PWR_ SCL I2C_DRIVE_A_PWR_ SDA PHY_SCC_A_TO_DR V_A_14_DP PHY_SCC_A_TO_DR	1 6 PHY_DRV_A_TO_SC C_A_15_DN PHY_DRV_A_TO_SC C_A_15_DP I2C_DRIVE_A_INS_S CL I2C_DRIVE_A_INS_S DA PHY_SCC_A_TO_DR V_A_15_DP	PHY_DRV_A_TO_SC C_A_16_DN PHY_DRV_A_TO_SC C_A_16_DP I2C_DRIVE_A_FLT_L ED_SCL I2C_DRIVE_A_FLT_L ED_SDA PHY_SCC_A_TO_DR V_A_16_DP PHY_SCC_A_TO_DR	18 PHY_DRV_A_TO_SC C_A_17_DN PHY_DRV_A_TO_SC C_A_17_DP DRIVE_A_0_ACT DRIVE_A_1_ACT PHY_SCC_A_TO_DR V_A_17_DP	A B C D	

PHY_DRV_A_TO_SC PHY_DRV_A_TO_SC PHY_DRV_A_TO_SC PHY_DRV_A_TO_SC PHY_DRV_A_TO_SC A C_A_23_DN C_A_21_DN C_A_19_DN A PHY_DRV_A_TO_SC PHY_DRV_A_TO_SC PHY_DRV_A_TO_SC PHY_DRV_A_TO_SC C_A_18_DN C_A_23_DP C_A_22_DN C_A_21_DP C_A_20_DN C_A_19_DP C_A_18_DN PHY_DRV_A_TO_SC C_A_20_DP C_A_18_DP C_A_18_DP C_A_18_DP DRIVE_A_2_ACT DRIVE_A_6_ACT DRIVE_A_10_ACT C_A_18_DP DRIVE_A_3_ACT DRIVE_A_10_ACT DRIVE_A_11_ACT DRIVE_A_12_ACT D DRIVE_A_3_ACT DRIVE_A_9_ACT DRIVE_A_11_ACT DRIVE_A_13_ACT D PHY_SCC_A_TO_DR	19	20	21	22	23	24	De	code
C_A_23_DN	PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		_	
C_A_23_DP C_A_22_DN C_A_21_DP C_A_20_DN C_A_19_DP C_A_18_DN B PHY_DRV_A_TO_SC C_A_22_DP PHY_DRV_A_TO_SC C_A_20_DP PHY_DRV_A_TO_SC C_A_18_DP PHY_DRV_A_TO_SC C_A_18_DP C_A_18_DP C DRIVE_A_2_ACT DRIVE_A_6_ACT DRIVE_A_10_ACT C C DRIVE_A_3_ACT DRIVE_A_10_ACT DRIVE_A_11_ACT DRIVE_A_12_ACT D DRIVE_A_5_ACT DRIVE_A_9_ACT DRIVE_A_11_ACT DRIVE_A_13_ACT DRIVE_A_13_ACT PHY_SCC_A_TO_DR PHY_	C_A_23_DN		C_A_21_DN		C_A_19_DN		_^	
C_A_23_DP	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	В	A
C_A_22_DP C_A_20_DP C_A_18_DP DRIVE_A_2_ACT DRIVE_A_6_ACT DRIVE_A_10_ACT C DRIVE_A_3_ACT DRIVE_A_4_ACT DRIVE_A_7_ACT DRIVE_A_8_ACT DRIVE_A_11_ACT DRIVE_A_12_ACT D DRIVE_A_5_ACT DRIVE_A_9_ACT DRIVE_A_13_ACT DRIVE_A_13_ACT <td< td=""><td>C_A_23_DP</td><td>C_A_22_DN</td><td>C_A_21_DP</td><td>C_A_20_DN</td><td>C_A_19_DP</td><td>C_A_18_DN</td><td>_ B</td><td>_ ^</td></td<>	C_A_23_DP	C_A_22_DN	C_A_21_DP	C_A_20_DN	C_A_19_DP	C_A_18_DN	_ B	_ ^
DRIVE_A_2_ACT DRIVE_A_3_ACT DRIVE_A_4_ACT DRIVE_A_7_ACT DRIVE_A_8_ACT DRIVE_A_11_ACT DRIVE_A_12_ACT DRIVE_A_12_ACT DRIVE_A_13_ACT DRIVE_A_10_ACT DRI		PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		В
DRIVE_A_3_ACT		C_A_22_DP		C_A_20_DP		C_A_18_DP		l P
DRIVE_A_5_ACT DRIVE_A_5_ACT DRIVE_A_9_ACT PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR V_A_23_DP PHY_SCC_A_TO_DR	DRIVE_A_2_ACT		DRIVE_A_6_ACT		DRIVE_A_10_ACT		С	
PHY_SCC_A_TO_DR	DRIVE_A_3_ACT	DRIVE_A_4_ACT	DRIVE_A_7_ACT	DRIVE_A_8_ACT	DRIVE_A_11_ACT	DRIVE_A_12_ACT	D	С
V_A_23_DP V_A_21_DP V_A_19_DP E PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR F PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR		DRIVE_A_5_ACT		DRIVE_A_9_ACT		DRIVE_A_13_ACT		D
V_A_23_DP	PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		_	
V_A_23_DN V_A_22_DP V_A_21_DN V_A_20_DP V_A_19_DN V_A_18_DP F PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR	V_A_23_DP		V_A_21_DP		V_A_19_DP		-	
PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR		
	V_A_23_DN	V_A_22_DP	V_A_21_DN	V_A_20_DP	V_A_19_DN	V_A_18_DP	F	
V_A_22_DN		PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		F
		V_A_22_DN		V_A_20_DN		V_A_18_DN		Ľ

25	26	27	28	29	30	Dec	ode
PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC			
C_A_24_DN		C_A_26_DN		C_A_28_DN		Α	
PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	_	Т.
C_A_24_DP	C_A_25_DN	C_A_26_DP	C_A_27_DN	C_A_28_DP	C_A_29_DN	В	A
	PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		Γ.
	C_A_25_DP		C_A_27_DP		C_A_29_DP		E
DRIVE_A_14_ACT		DRIVE_A_18_ACT		DRIVE_A_22_ACT		С	
DRIVE_A_15_ACT	DRIVE_A_16_ACT	DRIVE_A_19_ACT	DRIVE_A_20_ACT	DRIVE_A_23_ACT	DRIVE_A_24_ACT	D	(
	DRIVE_A_17_ACT		DRIVE_A_21_ACT		DRIVE_A_25_ACT		C
PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		Е	
V_A_24_DP		V_A_26_DP		V_A_28_DP		E	
PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	PHY_SCC_A_TO_DR	F	E
V_A_24_DN	V_A_25_DP	V_A_26_DN	V_A_27_DP	V_A_28_DN	V_A_29_DP	ľ	-
	PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		PHY_SCC_A_TO_DR		,
	V_A_25_DN		V_A_27_DN		V_A_29_DN		Ľ
M2.6							
M2.6 31	32	33	34	35	36	Dec	ode
31				-			ode
31 PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC		Dec	ode
31 PHY_DRV_A_TO_SC C_A_35_DN		PHY_DRV_A_TO_SC C_A_33_DN		PHY_DRV_A_TO_SC C_A_31_DN		A	
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC		PHY_DRV_A_TO_SC C_A_33_DN		PHY_DRV_A_TO_SC C_A_31_DN			
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP	PHY_DRV_A_TO_SC	A	,
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_34_DN	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_32_DN	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP	PHY_DRV_A_TO_SC C_A_30_DN	A	,
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC	A	rode
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC	В	,
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC C_A_34_DP	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP DRIVE_A_30_ACT	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC C_A_32_DP	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP DRIVE_A_34_ACT	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC C_A_30_DP	В	1
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT DRIVE_A_27_ACT	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC C_A_34_DP DRIVE_A_28_ACT DRIVE_A_29_ACT	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP DRIVE_A_30_ACT	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC C_A_32_DP DRIVE_A_32_ACT	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP DRIVE_A_34_ACT	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC C_A_30_DP SCC_A_HS_EN SCC_A_FULL_PGOO	B C D	,
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT DRIVE_A_27_ACT	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC C_A_34_DP DRIVE_A_28_ACT DRIVE_A_29_ACT	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP DRIVE_A_30_ACT DRIVE_A_31_ACT	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC C_A_32_DP DRIVE_A_32_ACT	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP DRIVE_A_34_ACT DRIVE_A_35_ACT	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC C_A_30_DP SCC_A_HS_EN SCC_A_FULL_PGOO	В	1
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT DRIVE_A_27_ACT PHY_SCC_A_TO_DR V_A_35_DP	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC C_A_34_DP DRIVE_A_28_ACT DRIVE_A_29_ACT	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP DRIVE_A_30_ACT DRIVE_A_31_ACT PHY_SCC_A_TO_DR V_A_33_DP	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC C_A_32_DP DRIVE_A_32_ACT DRIVE_A_33_ACT	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP DRIVE_A_34_ACT DRIVE_A_35_ACT PHY_SCC_A_TO_DR V_A_31_DP	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC C_A_30_DP SCC_A_HS_EN SCC_A_FULL_PGOO D	A B C D	
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT DRIVE_A_27_ACT PHY_SCC_A_TO_DR V_A_35_DP PHY_SCC_A_TO_DR	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC C_A_34_DP DRIVE_A_28_ACT DRIVE_A_29_ACT	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP DRIVE_A_30_ACT DRIVE_A_31_ACT PHY_SCC_A_TO_DR V_A_33_DP	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC C_A_32_DP DRIVE_A_32_ACT DRIVE_A_33_ACT	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP DRIVE_A_34_ACT DRIVE_A_35_ACT PHY_SCC_A_TO_DR V_A_31_DP	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC C_A_30_DP SCC_A_HS_EN SCC_A_FULL_PGOO D	B C D	
31 PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT DRIVE_A_27_ACT PHY_SCC_A_TO_DR V_A_35_DP PHY_SCC_A_TO_DR	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC C_A_34_DP DRIVE_A_28_ACT DRIVE_A_29_ACT	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP DRIVE_A_30_ACT DRIVE_A_31_ACT PHY_SCC_A_TO_DR V_A_33_DP PHY_SCC_A_TO_DR V_A_33_DN	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC C_A_32_DP DRIVE_A_32_ACT DRIVE_A_33_ACT	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP DRIVE_A_34_ACT DRIVE_A_35_ACT PHY_SCC_A_TO_DR V_A_31_DP PHY_SCC_A_TO_DR V_A_31_DN	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC C_A_30_DP SCC_A_HS_EN SCC_A_FULL_PGOO D	A B C D	1
PHY_DRV_A_TO_SC C_A_35_DN PHY_DRV_A_TO_SC C_A_35_DP DRIVE_A_26_ACT DRIVE_A_27_ACT PHY_SCC_A_TO_DR V_A_35_DP	PHY_DRV_A_TO_SC C_A_34_DN PHY_DRV_A_TO_SC C_A_34_DP DRIVE_A_28_ACT DRIVE_A_29_ACT PHY_SCC_A_TO_DR V_A_34_DP	PHY_DRV_A_TO_SC C_A_33_DN PHY_DRV_A_TO_SC C_A_33_DP DRIVE_A_30_ACT DRIVE_A_31_ACT PHY_SCC_A_TO_DR V_A_33_DP PHY_SCC_A_TO_DR V_A_33_DN	PHY_DRV_A_TO_SC C_A_32_DN PHY_DRV_A_TO_SC C_A_32_DP DRIVE_A_32_ACT DRIVE_A_33_ACT PHY_SCC_A_TO_DR V_A_32_DP	PHY_DRV_A_TO_SC C_A_31_DN PHY_DRV_A_TO_SC C_A_31_DP DRIVE_A_34_ACT DRIVE_A_35_ACT PHY_SCC_A_TO_DR V_A_31_DP PHY_SCC_A_TO_DR V_A_31_DN	PHY_DRV_A_TO_SC C_A_30_DN PHY_DRV_A_TO_SC C_A_30_DP SCC_A_HS_EN SCC_A_FULL_PGOO D PHY_SCC_A_TO_DR V_A_30_DP	A B C D	

20.16 Rear Drive Plane Board SAS Connector (to SCC)




Figure 119. Rear DPB SAS Connector to SCC

Table 51. SCC RDPB SAS Connector (M2) pinout

1	2	3	4	5	6	Dec	ode
PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		A	
C_B_5_DN		C_B_3_DN		C_B_1_DN		^	
PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	В	
C_B_5_DP	C_B_4_DN	C_B_3_DP	C_B_2_DN	C_B_1_DP	C_B_0_DN	В	
	PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		Ę
	C_B_4_DP		C_B_2_DP		C_B_0_DP		ı.
SCC_B_STBY_PGOO		SCC_B_HEARTBEAT		SCC_B_TYPE_0		с	
BMC_B_HEARTBEA	P3V3_STBY_B	SCC_A_HEARTBEAT	SCC_B_SLOT_ID_0	SCC_B_TYPE_1	SCC_B_TYPE_2	D	4
	SCC_B_STBY_PWR_ EN		SCC_B_SLOT_ID_1		SCC_B_TYPE_3		G
PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		E	
V_B_5_DP		V_B_3_DP		V_B_1_DP		E	
PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	F	Γ.
V_B_5_DN	V_B_4_DP	V_B_3_DN	V_B_2_DP	V_B_1_DN	V_B_0_DP	F	E
	PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		Γ.
	V_B_4_DN		V_B_2_DN		V_B_0_DN		ľ

7	8	9	10	11	12	Dec	
PHY_DRV_B_TO_SC	•	PHY_DRV_B_TO_SC	10	PHY_DRV_B_TO_SC	12	Dec	
B_6_DN		C_B_8_DN		C_B_10_DN		Α	
	PHY DRV B TO SC		PHY_DRV_B_TO_SC		PHY DRV B TO SC		т
_B_6_DP	C_B_7_DN	C_B_8_DP	C_B_9_DN	C_B_10_DP	C_B_11_DN	В	
	PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		r
	C_B_7_DP		C_B_9_DP		C_B_11_DP		
ART_SDB_B_TX		SCC_B_PWR_LED		DRIVE_INSERT_ALE RT_B_N		С	
ART_SDB_B_RX	PWM_SCC_B_ZONE	SCC_B_FULL_PWR_	SCC_B_FAULT_LED	SCC_B_INS_N	I2C_CLIP_B_SCL	D	T
KKI_3DB_B_KX	_C PWM_SCC_B_ZONE	EN	SCC_B_FAOLT_LED	SCC_B_INS_N	IZC_CLIP_B_SCL		ł
	_D		SCC_B_RESET_N		I2C_CLIP_B_SDA		
IY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		Е	ı
_B_6_DP		V_B_8_DP		V_B_10_DP			1
IY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	F	
_B_6_DN	V_B_7_DP	V_B_8_DN	V_B_9_DP	V_B_10_DN	V_B_11_DP		
	PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		ſ
	V_B_7_DN		V_B_9_DN		V_B_11_DN		
2.3							
13	14	15	16	17	18	Dec	0
HY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC	.,	730	I
_B_12_DN		C_B_14_DN		C_B_16_DN		Α	
	PHY DRV R TO SC		PHY_DRV_B_TO_SC		PHY DRV B TO SC		f
HY_DRV_B_10_SC _B_12_DP	C_B_13_DN	C_B_14_DP	C_B_15_DN	C_B_16_DP	C_B_17_DN	В	
_0_12_0F	PHY_DRV_B_TO_SC	C_8_14_DP	PHY_DRV_B_TO_SC	C_B_10_DP	PHY_DRV_B_TO_SC		ł
	C_B_13_DP	ISC DRIVE B DWD	C_B_15_DP	ISC DRIVE B FLT !	C_B_17_DP		4
ART_EXP_B_TX		I2C_DRIVE_B_PWR_ SCL		I2C_DRIVE_B_FLT_L ED_SCL		c	
	I2C_DPB_B_SCL_BU	I2C_DRIVE_B_PWR_	I2C_DRIVE_B_INS_S	I2C_DRIVE_B_FLT_L	DDU/# 5 2 2 2	_	f
ART_EXP_B_RX	F	SDA	CL	ED_SDA	DRIVE_B_0_ACT	D	1
	I2C_DPB_B_SDA_BU		I2C_DRIVE_B_INS_S DA		DRIVE_B_1_ACT		
HY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR			Ì
_B_12_DP		V_B_14_DP		V_B_16_DP		E	ı
	PHY SCC B TO DR		PHY_SCC_B_TO_DR		PHY SCC B TO DR		f
_B_12_DN	V_B_13_DP	V_B_14_DN	V_B_15_DP	V_B_16_DN	V_B_17_DP	F	
	PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		t
	V_B_13_DN		V_B_15_DN		V_B_17_DN		ı
	V_D_13_D14		V_D_13_D14				
							i
<u>2</u> .4							
2.4	20	21	22	23	24	Dec	.0
19		21 PHY DRV B TO SC	22			Dec	:0
19 HY_DRV_B_TO_SC		PHY_DRV_B_TO_SC	22	PHY_DRV_B_TO_SC		Dec	:0
19 HY_DRV_B_TO_SC _B_23_DN		PHY_DRV_B_TO_SC C_B_21_DN		PHY_DRV_B_TO_SC C_B_19_DN	24	A	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC	24 PHY_DRV_B_TO_SC		
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_22_DN	PHY_DRV_B_TO_SC C_B_21_DN	PHY_DRV_B_TO_SC C_B_20_DN	PHY_DRV_B_TO_SC C_B_19_DN	24 PHY_DRV_B_TO_SC C_B_18_DN	A	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC	24 PHY_DRV_B_TO_SC	A	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC	24 PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC	A	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP DRIVE_B_6_ACT	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP DRIVE_B_10_ACT	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP	В	
19 HY_DRV_B_TO_SC B_23_DN HY_DRV_B_TO_SC B_23_DP	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP DRIVE_B_4_ACT	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP DRIVE_B_8_ACT	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP DRIVE_B_12_ACT	В	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP RIVE_B_2_ACT RIVE_B_3_ACT	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP DRIVE_B_4_ACT DRIVE_B_5_ACT	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP DRIVE_B_6_ACT DRIVE_B_7_ACT	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP DRIVE_B_10_ACT DRIVE_B_11_ACT	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP	В	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP RIVE_B_2_ACT RIVE_B_3_ACT HY_SCC_B_TO_DR	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP DRIVE_B_4_ACT DRIVE_B_5_ACT	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP DRIVE_B_6_ACT	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP DRIVE_B_8_ACT	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP DRIVE_B_10_ACT	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP DRIVE_B_12_ACT	В	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP RIVE_B_2_ACT RIVE_B_3_ACT HY_SCC_B_TO_DR _B_23_DP	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP DRIVE_B_4_ACT DRIVE_B_5_ACT	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP DRIVE_B_6_ACT DRIVE_B_7_ACT PHY_SCC_B_TO_DR V_B_21_DP	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP DRIVE_B_8_ACT	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP DRIVE_B_10_ACT DRIVE_B_11_ACT PHY_SCC_B_TO_DR V_B_19_DP	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP DRIVE_B_12_ACT DRIVE_B_13_ACT	A B C D	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP RIVE_B_2_ACT RIVE_B_3_ACT HY_SCC_B_TO_DR _B_23_DP HY_SCC_B_TO_DR	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP DRIVE_B_4_ACT DRIVE_B_5_ACT	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP DRIVE_B_6_ACT DRIVE_B_7_ACT PHY_SCC_B_TO_DR V_B_21_DP	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP DRIVE_B_8_ACT DRIVE_B_9_ACT	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP DRIVE_B_10_ACT DRIVE_B_11_ACT PHY_SCC_B_TO_DR V_B_19_DP	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP DRIVE_B_12_ACT DRIVE_B_13_ACT	A B C D	
19 HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP RIVE_B_2_ACT RIVE_B_3_ACT HY_SCC_B_TO_DR _B_23_DP HY_SCC_B_TO_DR	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP DRIVE_B_4_ACT DRIVE_B_5_ACT	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP DRIVE_B_6_ACT DRIVE_B_7_ACT PHY_SCC_B_TO_DR V_B_21_DP PHY_SCC_B_TO_DR	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP DRIVE_B_8_ACT DRIVE_B_9_ACT	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP DRIVE_B_10_ACT DRIVE_B_11_ACT PHY_SCC_B_TO_DR V_B_19_DP PHY_SCC_B_TO_DR	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP DRIVE_B_12_ACT DRIVE_B_13_ACT PHY_SCC_B_TO_DR	A B C D	
HY_DRV_B_TO_SC _B_23_DN HY_DRV_B_TO_SC _B_23_DP RIVE_B_2_ACT RIVE_B_3_ACT HY_SCC_B_TO_DR _B_23_DP	PHY_DRV_B_TO_SC C_B_22_DN PHY_DRV_B_TO_SC C_B_22_DP DRIVE_B_4_ACT DRIVE_B_5_ACT PHY_SCC_B_TO_DR V_B_22_DP	PHY_DRV_B_TO_SC C_B_21_DN PHY_DRV_B_TO_SC C_B_21_DP DRIVE_B_6_ACT DRIVE_B_7_ACT PHY_SCC_B_TO_DR V_B_21_DP PHY_SCC_B_TO_DR	PHY_DRV_B_TO_SC C_B_20_DN PHY_DRV_B_TO_SC C_B_20_DP DRIVE_B_8_ACT DRIVE_B_9_ACT PHY_SCC_B_TO_DR V_B_20_DP	PHY_DRV_B_TO_SC C_B_19_DN PHY_DRV_B_TO_SC C_B_19_DP DRIVE_B_10_ACT DRIVE_B_11_ACT PHY_SCC_B_TO_DR V_B_19_DP PHY_SCC_B_TO_DR	PHY_DRV_B_TO_SC C_B_18_DN PHY_DRV_B_TO_SC C_B_18_DP DRIVE_B_12_ACT DRIVE_B_13_ACT PHY_SCC_B_TO_DR V_B_18_DP	A B C D	

25	26	27	28	29	30	Dec	oder
PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		_	
C_B_24_DN		C_B_26_DN		C_B_28_DN		Α	
PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	В	A
C_B_24_DP	C_B_25_DN	C_B_26_DP	C_B_27_DN	C_B_28_DP	C_B_29_DN	В	^
	PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		B
	C_B_25_DP		C_B_27_DP		C_B_29_DP		L
DRIVE_B_14_ACT		DRIVE_B_18_ACT		DRIVE_B_22_ACT		С	
DRIVE_B_15_ACT	DRIVE_B_16_ACT	DRIVE_B_19_ACT	DRIVE_B_20_ACT	DRIVE_B_23_ACT	DRIVE_B_24_ACT	D	С
	DRIVE_B_17_ACT		DRIVE_B_21_ACT		DRIVE_B_25_ACT		D
PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		E	
V_B_24_DP		V_B_26_DP		V_B_28_DP		-	
PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	F	F
V_B_24_DN	V_B_25_DP	V_B_26_DN	V_B_27_DP	V_B_28_DN	V_B_29_DP		_
	PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		F
	V_B_25_DN		V_B_27_DN		V_B_29_DN		

M2.6								
31	32	33	34	35	36	De	eco	de
PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		_	П	
C_B_35_DN		C_B_33_DN		C_B_31_DN		A	١,	
PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	PHY_DRV_B_TO_SC	В		٠,
C_B_35_DP	C_B_34_DN	C_B_33_DP	C_B_32_DN	C_B_31_DP	C_B_30_DN	В	١.	,
	PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC		PHY_DRV_B_TO_SC			
	C_B_34_DP		C_B_32_DP		C_B_30_DP			•
DRIVE_B_26_ACT		DRIVE_B_30_ACT		DRIVE_B_34_ACT		С	:	
DRIVE_B_27_ACT	DRIVE_B_28_ACT	DRIVE_B_31_ACT	DRIVE_B_32_ACT	DRIVE_B_35_ACT	SCC_B_HS_EN	D	,	(
	DRIVE_B_29_ACT		DRIVE_B_33_ACT		SCC_B_FULL_PGOO			0
PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		_	.]	П
V_B_35_DP		V_B_33_DP		V_B_31_DP		E	١.	
PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	PHY_SCC_B_TO_DR	F	.	_
V_B_35_DN	V_B_34_DP	V_B_33_DN	V_B_32_DP	V_B_31_DN	V_B_30_DP	-		-
	PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR		PHY_SCC_B_TO_DR			_
	V_B_34_DN		V_B_32_DN		V_B_30_DN			_
							I	

21 Labels and Markings

21.1 PCBA labels and markings

All PCBAs shall include the following labels, summarized in Table 52. The labels shall not be placed in such a way that may cause them to disrupt the functionality or airflow to the system.

Barcode Type Required? Safety markings Silkscreen No Vendor P/N, S/N, REV (revision would increment for any approved Adhesive label Yes changes) Vendor logo, name & country of origin Silkscreen No PCB vendor logo, name Silkscreen No Facebook P/N Adhesive label Yes Date code (industry standard: WEEK/YEAR) Adhesive label Yes DC input ratings Silkscreen No RoHS compliance Silkscreen No WEEE symbol: The motherboard will have the crossed out wheeled bin symbol to indicate that it will be taken back by the manufacturer for recycling at the end of its useful life. This is defined Silkscreen No in the European Union Directive 2002/96/EC of January 27, 2003 on Waste Electrical and Electronic Equipment (WEEE) and any subsequent amendments.

Table 52. PCBA label requirements

21.2 Chassis labels and markings

The chassis shall carry the following adhesive barcoded labels in locations that can easily be scanned during integration:

- Vendor P/N, S/N, REV (revision would increment for any approved changes)
- Facebook P/N (or OCP customer P/N)
- Date code (industry standard: WEEK/YEAR)
- The assembly shall be marked "THIS SIDE UP," "TOP SIDE," "UP ^," or other approved marking in bright, large characters in a color to be defined by ODM and Facebook (or OCP customer). This printing may be on the PCB itself, or on an installed component such as an air baffle. The label should be clear and easy to read in low light conditions, when viewed from above or below from two feet away, and at an angle of approximately 60 degrees off horizontal.

The exact label location will be agreed upon between the Vendor and Facebook.

22 Environmental & design requirements

Bryce Canyon must meet the following environmental requirements:

- Gaseous Contamination: Severity Level G1 per ANSI/ISA 71.04-1985
- Ambient operating temperature range: +5°C to +35°C
- Operating and storage relative humidity: 10% to 90% (non-condensing)
- Storage temperature range: -40°C to +70°C (long-term storage)
- Transportation temperature range: -55°C to +85°C (short-term storage)
- Operating altitude with no de-rating to 1000m (3300 feet)

22.1 Vibration and shock

Bryce Canyon must meet shock and vibration requirements according to the following IEC specifications: IEC78-2-(*) and IEC721-3-(*) Standard and Levels. The testing requirements are summarized in Table 53.

Vibration
Vibration
Operating

0.4g acceleration, 5 to 500 Hz, 10 sweeps at 1 octave / minute per each of the three axes (one sweep is 5 to 500 to 5 Hz)

Shock
Operating
Non-Operating
1g acceleration, 5 to 500 Hz, 10 sweeps at 1 octave / minute per each of the three axes (one sweep is 5 to 500 to 5 Hz)

sweep is 5 to 500 to 5 Hz)

12g, half-sine 11mS, 10 shocks per each of the

three axes

Table 53. Shock and vibration requirements

22.2 Data center design requirements

Seismic tie downs – GR63

three axes

- All casters will swivel
- Push / tilt / angle ramp testing see OCP spec at <u>www.opencompute.org</u>
- Rack shall have entry and exit angle of 15 degrees minimum.
- Rack force (kgw) required to push the rack from a non-moving position along a smooth, flat cement floor shall be less than 5% the total combined weight (kgw) of the rack and IT Gear (note: this is a goal, not a hard requirement).
- The following tests will be performed with the rack loaded at the maximum rated IT load.
 - o Roll over a 6mm vertical step with each caster independently at 0.5m/s
 - o Transitioning a 1" wide gap in the floor while fully loaded at 0.5m/s
 - o Transition a 5-degree ramp
 - o Roll a minimum of 800m on a concrete floor at 0.8m/s

- Transportation shock/vibration testing per ASTM D4169-09, Assurance Level II, Mechanized handling, truck, no stacking, distribution cycle 2. Alternative testing may be acceptable, with Facebook approval.
- Seismic testing: NEBS GR63 zone 2 with the rack levelling feet lowered. Racks may be ganged together prior to test. NEBS GR63 zone 4 with the rack levelling feet lowered. Racks may be ganged together prior to test.
- Levelling feet requirements: The rack will provide four levelling feet to remove the weight off of the casters once deployed in the data center. The feet shall:
 - Be delivered from the rack supplier in the raised condition and stay in that condition under ASTM D4169-09.
 - o Be capable of raising and lowering the feet to their maximum height using only an electric driver from the front and/or rear (side access not allowed).
 - o Be capable of cycling three times up and down under maximum cabinet load without damage to the rack or the leveler.
 - o Be capable of supporting the rack under maximum weight under the GR63 zone 4.
 - o Have a swivel base to prevent the rack from "walking" when the feet are deployed.
 - o Be capable of raising the rack a minimum of 35mm off of the floor.
- Cabinet life: Rack should be designed for an expected life of 10 years under the following environmental conditions:
 - o Humidity: 85% max, 42°F dew point minimum
- Cabling and grounding: Cables should be retained out of the path of the FRUs so service events will not damage cables during installation and removal.
- Cables can be added and removed from the cable retention without tools.
- No sharp edges, and burrs must be removed around cable routing areas to prevent damage.

22.3 Mean Time Between Failure (MTBF) requirements

22.3.1 MTBF Prediction

The board design shall have a minimum calculated MTBF of 300K hours at 95% confidence level at typical usage condition (25°C ambient temperature)

- Recommended software is Relex
- For non-critical parts, use standard / default number in Relex
- For high failure rate parts, get actual data from each vendor

22.3.2 MTBF Demonstration Test

The board design shall also demonstrate the MTBF requirement above by running test as below:

- At full load for 50% of time, and performing AC cycling test 50% of time
- At 45°C ambient temperature for acceleration
- Total test duration needs to be calculated, discussed with and approved by Facebook

22.4 Certifications

The Vendor needs to provide CB reports of the Bryce Canyon system at the component level.

23 Compliance Engineering

23.1 Vendor Responsibilities

Responsible for successful completion and demonstration of compliance to the FCC Authorization Program Requirements, EU Directive requirements, and NRTL Product Safety requirements specified below for L10 product.

23.2 Vendor Deliverables

- FCC Compliance: The product shall comply with FCC sub-part 15 b class A. Characterization documentation and test data shall be provided.
- **CE Compliance:** The Product shall comply with the EU Directives noted below. Facebook shall be provided with a CE Declaration of Conformity and complete technical reports and other documentation files for:
 - a. The Low Voltage Directive; 2014/35/EU
 - b. The EMC Directive; 2014/30/EU
 - c. RoHS 2 Directive; 2011/65/EU, unless there are legal exemptions allowed
 - d. REACH Regulation; 1907/2006

23.3 Product Safety Compliance

NRTL Certificate and complete technical report(s) per EN 60950-1, UL 60950-1, CAN/CSA-C22.2 No. 60950-1; Safety of Information Technology Equipment, General Requirements per Edition 2 and Amendment 2.

24 Prescribed Materials

24.1 Disallowed components

The following components are not to be used in the design of the system:

- Components disallowed by the European Union's Restriction of Hazardous Substances directive (RoHS 6)
- Trimmers and/or potentiometers
- Dip switches

24.2 Capacitors and inductors

The following limitations apply to the use of capacitors:

- Only aluminum organic polymer capacitors made by high quality manufacturers are used; they must be rated 105°C
- All capacitors have a predicted life of at least 50,000 hours at 45°C inlet air temperature, under worst conditions
- Tantalum capacitors using manganese dioxide cathodes are forbidden
- SMT ceramic capacitors with case size >1206 are forbidden (size 1206 are still allowed when installed far from the PCB edge and with a correct orientation that minimizes risk of cracks)
- Ceramic material for SMT capacitors must be X7R or better material (COG or NP0 type are used in critical portions of the design).
- Only SMT inductors may be used. The use of through hole inductors is disallowed.

24.3 Component de-rating

For inductors, capacitors, and FETs, de-rating analysis is based on at least 20% de-rating.

24.4 Sustainable materials

Materials and finishes that reduce the life cycle impact of servers should be used where cost and performance are not compromised. This includes the use of non-hexavalent metal finishes, recycled and recyclable base materials and materials made from renewable resources, with associated material certifications.

Facebook identified plastic alternatives including polypropylene plus natural fiber (PP+NF) compounds that meet functionality requirements while reducing cradle-to-gate environmental impact when compared to PC/ABS. GreenGranF023T is one acceptable alternate material. JPSECO also offers a PP+NF material that is acceptable; the model number will be available at a later date. It is strongly preferred that such alternatives are identified and used. If vendor is unable to use this, or a similar alternate material, vendor will provide a list of materials that were considered and why they were not successfully incorporated.

The supplier shall use Halogen Free (IEC 61249-2-21), arsenic-free (less than 1000 ppm, or 0.1% by weight) and phthalate-free (less than 1000 ppm, or 0.1% by weight) material by default and discuss with Facebook and get written approval if there is difficulty with sourcing in L10.