

Open for All.




OCP
GLOBAL
SUMMIT

ODSA PoC Software development outline

ODSA: Seeds of future silicon innovation

Sharing contributions from ODSA PoC team by Purush Gupta L B



OPEN
COMMUNITY®




Agenda

- What is PoC?
- PoC Hardware overview
- Software stack for PoC
- Applications being targeted / Use Case
- Long term roadmap
- Call to Action



Background




An open platform to foster inter-chip integration



Multiple chiplets need to operate as single functional unit

- Open Domain Specific Architecture is an new open definition for Programmable devices optimized for specific applications or class of applications and made of modular pChiplet [collection of die in a single package]
- Goal for ODSA to apply these highly integrated, multi functional devices to meet the demands of high-intensity workloads in the data center/edge/enterprise application – e.g. machine learning, video processing, accelerator, etc



Proof-Of-Concept Hardware




ODSA POC Pchiplets

- Broadcom NIC ASIC via OCP 3.0 interposer Pchiplet
- Lattice FPGA based Pchiplet for Management
 - RISC V CPU, Secure boot, Voltage sequencing/tuning, Configuration, Status Monitoring etc
- NXP Multicore ARM Processor + Accelerator Pchiplet

Open. Together.



Proof-Of-Concept Software Stack



- **Kernel/Bootloader** for the embedded processor
- **Peripheral Device Drivers:** The main SOC needs to communicate and interact with various IP subsystems part of other PChiptlets
- **Host Device Drivers:** The Platform host device drivers interface needs to be lightweight and should be available for most devices.
- **Application:** In the end applications make or break the platform and test the capabilities of the frameworks. Fortunately we have identified quite a few that can highlight the unique capabilities


Proof-Of-Concept Applications/Use-cases

Use-cases	Demo highlight
Network traffic management	Demonstrate ability to pipe traffic directed to x86 to the NXP-LX2 and potentially scan for malicious packets
FTP (Data Transfer Node: DoE Content Distribution)	Build an dedicated FTP client/appliance that can be used to stage/accelerate the traffic between two network connections
Computational Storage + OVS Offload	Demonstrate a computational storage controller
NVMe + RoCE Demonstrator	Demonstrate a NVMeOF Target controller
HCI Controller	Demonstrate encapsulation of the storage and networking components to host system in a direct attached or network attached configuration.

← POR



Proof-Of-Concept Bring up plan



1. Kernel / Bootloader

- Start with NXP LX2 open source Layerscape SDK (LSDK)
- Update the DTS
- Configure the bootloader, Kernel with appropriate modules and enable trusted firmware

2. Peripheral Device Drivers

- Review the portability of the drivers for the peer adapters so they can enumerate under ARM (NXP LX2)
- Exercise the interfaces to validate the functionality

3. Host Device Drivers

- Review enumeration of the devices on the x86 host


4. Application

- Review the libraries required to stitch the application

Credit:

- (1) NXP refer to [source](#)
- (2) Broadcom refer to [source](#)
- (3) Lattice refer to [source](#)


Proof-Of-Concept SW Milestones



* Tentative proposal based on volunteers availability/commitments. We need help on every stage of this project!



Call for action



- Looking for teams and individuals who are passionate about new HW, FW and SW concepts and participate in paradigm shifts on how Silicon is integrated and deployed.
- In need of Kernel, device-driver, hardware debug folks with lots of curiosity, eagerness to help
- We welcome varied experiences, perspectives and vision to make this a reality! Please join and spread the word.

