

Mono Lake M/B

COVER PAGE

Quanta CCBU	Department Reviewer	Designer <Designer> <Reviewer>	Project Mono Lake	Doc Number <Doc> Page Title COVER PAGE	Rev 0.0
Size B	Date: Tuesday, August 30, 2016			Sheet 1 of 93	

5 | 4 | 3 | 2 | 1

INDEX

001 COVER PAGE	038 CPLD	075 PVCCIN PHASE
002 PAGE INDEX	039 GOLD_FINGER_PRIMARY	076 Power sensing INA230
003 BLANK	040 GOLD_FINGER_EXTENSION	077 BLANK
004 Mono Lake FEATURE BLOCK DIA	041 LEVEL_SHIFT	078 BLANK
005 SMBus BLOCK DIAGRAM	042 SYS_SENSOR	079 BLANK
006 BLANK	043 Front panel connector	080 BLANK
007 CLOCK DIAGRAM	044 Debug UART	081 BLANK
008 PWRGD/RST DIAGRAM	045 SNOWFLAKE_1	082 BLANK
009 INTERRUPT/ERROR ESCALATION	046 SNOWFLAKE_2	083 BLANK
010 POWER TOPOLOGY	047 SNOWFLAKE_3	084 BLANK
011 BLANK	048 VOLTAGE MONITOR	085 BLANK
012 BLANK	049 NCSI LEVEL SHIFT	086 BLANK
013 BDE STRAPPING 1	050 SMBUS ISOLATOR	087 BLANK
014 BDE STRAPPING 2	051 PWR/ PORT 80 LED	088 NCSI MUX
015 BDX-DE DDR4 CHANNEL A	052 SCREW/TP	089 BLANK
016 BDX-DE DDR4 CHANNEL B	053 The 2nd M.2 CONN	090 BLANK
017 BDX-DE PCIE CPU/PCH	054 The 1st M.2 CONN	091 BLANK
018 BDX-DE 10GBE LAN	055 RSMRST	092 TPM
019 BDX-DE SATA, USB2, USB3	056 BLANK	093 BLANK
020 BDX-DE LPC,SPI,GPIO,INT,SEQ	057 MDC/Mdio	
021 BDX-DE UART,MGNT,INT,SVID	058 BLANK	
022 BDX-DE CLK	059 P5V_STBY	
023 BDX-DE TEST,MISC,SMBus	060 P3V3_STBY	
024 BDX-DE POWER<1>	061 PVCCSCFUSESUS	
025 BDX-DE GND	062 PVCCKRHV	
026 BDX-DE POWER<2>	063 PVCCIOIN	
027 CPU XDP	064 PVCCGBE&PVCCSCSUS	
028 PCH XDP	065 PVCCGBE&PVCCSCSUS PHASE	
029 ERROR CNTL 1	066 P2V5_VPP	
030 ERROR CNTL 2	067 PV_DDR	
031 CPU SPI	068 PV_DDR PHASE	
032 PLTRST_BUFFER	069 PV_DDR_VTTAB	
033 SPI MUX	070 P1V05_PCH	
034 DDR4 RDIMM CHA_1	071 P1V05_PCH PHASE	
035 DDR4 RDIMM CHA_2	072 P1V05_PROC_IO&P3V3_SWITCH	
036 DDR4 RDIMM CHB_1	073 P1V5_PCH	
037 DDR4 RDIMM CHB_2	074 PVCCIN	


PAGE INDEX




BLANK

Quanta CCBU	Department Reviewer	Designer <Designer> <Reviewer>	Project Mono_Lake	Doc Number <Doc> Page Title BLANK	Rev 0.0
			Size B	Date: Tuesday, August 30, 2016	Sheet 3 of 93

Mono Lake Block Diagram



Mono Lake SMBus Block Diagram



D

D

C


C


B

B

A

A






Clock Diagram

Quanta
CCBU


Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	Mono_Lake	Page Title Clock diagram	0.0
			Date: Tuesday, August 30, 2016	
			Size B	Sheet 7 of 93



PWRGD/RST DIAGRAM

Quanta
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	Mono_Lake	Page Title PWRGD/RST DIAGRAM	0.0
		Size B	Date: Tuesday, August 30, 2016	
			Sheet 8 of 93	




INTERRUPT/ERROR ESCALATION

Quanta
CCBU

Department CCBU	Designer <Designer>	Project Mono_Lake	Doc Number <Doc>	Rev
Reviewer <Reviewer>			Page Title INTERRUPT/ERROR ESCALATION	
		Size B	Date: Tuesday, August 30, 2016	Sheet 9 of 93

Mono Lake POWER DIAGRAM



POWER TOPOLOGY

Quanta
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	Mono_Lake	Page Title POWER TOPOLOGY	0.0
			Date: Tuesday, August 30, 2016	
			Sheet 10 of 93	

D

D

C

C

B

B

A


A

Quanta	Department	Designer	<Designer>	Project	Doc Number	<Doc>	Rev
CCBU	Reviewer	<Reviewer>		Mono_Lake	Page Title	BLANK	0.0

D
C
B
A


BLANK

GPIO62




PLL ON-DIE VOLTAGE REGULATOR ENABLE.
ENABLED WHEN SAMPLED HIGH (DEFAULT).
DISABLED WHEN SAMPLED LOW.
WEAK INTERNAL PU (15K-40K).

SERIRQ_DIR




NCSI_RXD_0




Pull-up : METAL KEY
Pull-down : UNIQUE KEY
FOR PC BASED FUSED UNITS THE DEFAULT WILL BE pull-down.
NCSI_RXD_0 NOW HAS pull-up AS THE DEFAULT.


TOP_BLOCK_SWAP




GP52_GSXLOAD




CMOS_CLEAR




CLEAR TPM REGISTERS




ME_RCVR



TXT_AGENT




TXT_PLTEN




BDE STRAPPING 1


SPKR



MFG_MODE_STRAP



GPIO33




CPU2PCH_THROT




BDE STRAPPING 2


GPIO19




BIOS_ADV_FUNCTIONS




GP53_GSX DIN




GPIO51




GPIO37




BIST_ENABLE




SAFE_MODE_BOOT







BDX-DE DDR4 CHANNEL A





BDX-DE DDR4 CHANNEL B





BDX-DE 10GBE LAN








BDX-DE LPC,SPI,GPIO,INT,PWR SEQ


Need change to NXP and check CRB.

CHECK THIS. SUPPORT VOLTAGE BEED TO 0.8 to 3.6V














BOM Note
The Battery has 35mm cable
















ERROR CNTL 1





ERROR CNTL 2





CAD Note:
THIS PART WILL CO-LAY WITH SOCKET
USE ALT SYMBOL ASSOCIATED WITH SOCKET FOOTPRINT





























SMBus (8-bit) Address:0xA2

FRU



ADDRESS 0X9C





ADDRESS 0X9E


SYS_SENSOR


Quanta


Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
CCBU	<Reviewer>	Mono_Lake	Page Title SYS_SENSOR	0.0
			Date: Tuesday, August 30, 2016	
			Size B	Sheet 42 of 93













SNOWFLAKE_3


Quanta CCBU	Department	Designer <Designer>	Project Mono_Lake	Doc Number <Doc>	Rev 0.0
		Reviewer <Reviewer>		Page Title SNOWFLAKE_3	
			Size B	Date: Tuesday, August 30, 2016	Sheet 47 of 93



VOLTAGE MONITOR



NCSI LEVEL SHIFT



SMBUS ISOLATOR

Quanta
CCBU


Department	<Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	Mono_Lake	Page Title SMBUS ISOLATOR	0.0
Size B		Date: Tuesday, August 30, 2016	Sheet 50 of 93	

PORT 80 (LED only)

Detailed description: The diagram illustrates a multi-channel driver circuit for eight LEDs. Each channel is powered by a red line from PORT80. A resistor (R169-R569) and a 5% trim pot are connected in series between the red line and ground. The blue line from the driver IC (D6-D9) is connected to ground. The output of the driver IC (pin A) is connected to an LED via a green diode (D6-D9).


Channel	PORT80 Line	Resistor (R)	Trim Pot	Driver IC	LED
1	PORT80_LED0	R169	5%	D6	LED GREEN
2	PORT80_LED1	R566	5%	D7	LED GREEN
3	PORT80_LED2	R157	5%	D8	LED GREEN
4	PORT80_LED3	R164	5%	D9	LED GREEN
5	PORT80_LED4	R558	5%	D6	LED GREEN
6	PORT80_LED5	R151	5%	D5	LED GREEN
7	PORT80_LED6	R154	5%	D7	LED GREEN
8	PORT80_LED7	R569	5%	D9	LED GREEN

POWER LED (BLUE)




PWR / PORT 80 LED

SET2DEL




Screw Hole




TP_M2_LATCH
 TP_HEAT_SINK1
 TP_CPU_BACKPLANE
 TP_SCREW_1
 TP_SCREW_2
 TP_BATTERY_CABLE
 TP BIOS_LABEL

For TPM module


SCREW/TP



GRIP





CE Logo




NGFF HOLE







The 1st M.2 CONN



D

D

C

C


B

B

A

A

Quanta	Department	Designer	<Designer>	Project	Doc Number	<Doc>	Rev
CCBU	Reviewer	<Reviewer>		Mono_Lake	Page Title	Blank	0.0



D

D

C

C

B


B

A

A


BLANK

Quanta CCBU	Department Reviewer	Designer <Designer> <Reviewer>	Project Mono_Lake	Doc Number <Doc> Page Title BLANK	Rev 0.0
			Size B	Date: Tuesday, August 30, 2016	Sheet 58 of 93





P5V_STBY

Quanta CCBU	Department	Designer <Designer>	Project	Doc Number <Doc>	Rev 0.0
	Reviewer	<Reviewer>	Mono_Lake	Page Title P5V_STBY	
			Size B	Date: Tuesday, August 30, 2016	Sheet 59 of 93



P3V3_STBY






PVCCKRHV

Quanta
CCBU


Department	Designer	Project	Doc Number
Reviewer	<Designer>	Mono_Lake	<Doc>
	<Reviewer>	Page Title	Rev
		PVCCRHV	0.0





SVID SLAVE ADDRESS TABLE									
VADDR(PIN17)	SVID	SLAVE	C	ADDRESS					
2.26	FC	DC	BC	9C	7C	5C	3C	1C	
3.16				98	78	58	38	18	
4.02				94	74	54	34	14	
5.06				90	70	50	30	10	
8.06				8C	6C	4C	2C	0C	
16.0				88	68	48	28	08	
OPEN	E0	C0	A0	80	60	40	20	00	RESERVED

I2C ADDRESS TABLE									
SADDR_L	2.26	2.67	3.16	4.02	5.36	8.06	16.0	OPEN	
2.26	FC	DC	BC	9C	7C	5C	3C	1C	
2.67	F8	D8	B8	98	78	58	38	18	
3.16	F4	D4	B4	94	74	54	34	14	
4.02	F0	D0	B0	90	70	50	30	10	
5.36	EC	CC	AC	8C	6C	4C	2C	0C	
8.06	E8	C8	A8	88	68	48	28	08	
16.0	E4	C4	A4	80	60	40	20	00	RESERVED
OPEN	E0	C0	A0	80	60	40	20	00	

SM-BUS Address=0xF0H










P2V5_VPP

Quanta CCBU		Department	Designer	<Designer>	Project	Doc Number	<Doc>	Rev
Reviewer	<Reviewer>				Mono_Lake	Page Title	P2V5_VPP	0.0
					Size B	Date:	Tuesday, August 30, 2016	Sheet 66 of 93









PV_DDR_VTTAB


Quanta
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	Mono_Lake	Page Title PV_DDR_VTTAB	0.0
			Date: Tuesday, August 30, 2016	
			Sheet 69 of 93	






P1V05_PCH PHASE




P1V05_PROC_IO & P3V3 SWITCH





P1V5_PCH

Quanta
CCBU

Department	Designer <Designer>	Project	Doc Number <Doc>	Rev
Reviewer	<Reviewer>	Mono_Lake	Page Title P1V5_PCH	0.0
Size B	Date: Tuesday, August 30, 2016			
Sheet 73	of 93			







D
C
B
AD
C
B
A

BLANK

Quanta	Department	Designer	<Designer>	Project	Doc Number <Doc>	Rev
CCBU	Reviewer	<Reviewer>		Mono Lake	Page Title BLANK	0.0
				Size B	Date: Tuesday, August 30, 2016	Sheet 77 of 93

D
C
B
A
BLANK

Quanta	Department	Designer	<Designer>	Project	Doc Number	<Doc>	Rev
CCBU	Reviewer	<Reviewer>		Mono_Lake	Page Title	BLANK	0.0

5	4	3	2	1		
D		D		D		
C		C		C		
B		B		B		
A		A		A		
BLANK	 Department Designer <Designer> Project Mono_Lake Doc Number <Doc> CCBU Reviewer <Reviewer> Size B Date: Tuesday, August 30, 2016 Page Title BLANK Rev 0.0 Sheet 79 of 93	5	4	3	2	1

D
C
B
A
BLANK

Quanta CCBU	Department Reviewer	Designer <Designer> <Reviewer>	Project Mono_Lake	Doc Number <Doc> Page Title BLANK	Rev 0.0
			Size B	Date: Tuesday, August 30, 2016	Sheet 80 of 93

D

D

C

C

B

B

A

A

D

D

C

C

B

B

A

A

BLANK

Quanta CCBU	Department Reviewer	Designer <Designer> <Reviewer>	Project Mono Lake	Doc Number <Doc- Page Title: BLANK Size C1 Sheet: Tuesday, August 30, 2016	Rev 0.0 Sheet 83 of 93
-----------------------	------------------------	--------------------------------------	----------------------	---	------------------------------

BLANK

D

D

C

C

B

B

A

A

D

D

C

C

B

B

A

A

D

D

C

C


B

B

A

A

BLANK




THIS PAGE DESIGN FOR QUANTA PROJECT.

BLANK

Quanta CCBU	Department Reviewer	Designer <Designer> <Reviewer>	Project Mono Lake	Doc Number <Doc> Page Title BLANK	Rev 0.0
			Size C	Date: Tuesday, August 30, 2016	Sheet 90 of 93

D
D
C
C
B
B
A
A
BLANK



D
D
C
C
B
B
A
A