



**OPEN**  
Compute Project

Open CloudServer  
network mezzanine I/O  
specification  
V1.0

**Authors:**

**Mark Shaw**, Director of Hardware Engineering, Microsoft

**Martin Goldstein**, Principal Systems Architect, Microsoft

# 1 Revision History

Date	Name	Description
1/28/2014		Version 1.0

© 2014 Microsoft Corporation.

As of January 28, 2014, the following persons or entities have made this Specification available under the Open Web Foundation Final Specification Agreement (OWFa 1.0), which is available at <http://www.openwebfoundation.org/legal/the-owf-1-0-agreements/owfa-1-0> Microsoft Corporation.

You can review the signed copies of the Open Web Foundation Agreement Version 1.0 for this Specification at <http://opencompute.org/licensing/>, which may also include additional parties to those listed above.

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, noninfringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

CONTRIBUTORS AND LICENSORS OF THIS SPECIFICATION MAY HAVE MENTIONED CERTAIN TECHNOLOGIES THAT ARE MERELY REFERENCED WITHIN THIS SPECIFICATION AND NOT LICENSED UNDER THE OWF CLA OR OWFa. THE FOLLOWING IS A LIST OF MERELY REFERENCED TECHNOLOGY: INTELLIGENT PLATFORM MANAGEMENT INTERFACE (IPMI), I<sup>2</sup>C TRADEMARK OF PHILLIPS SEMICONDUCTOR. IMPLEMENTATION OF THESE TECHNOLOGIES MAY BE SUBJECT TO THEIR OWN LEGAL TERMS.

## 2 Scope

This document focuses on the Open CloudServer system network mezzanine input/output (I/O).

## 3 Contents

1	Revision History .....	2
2	Scope .....	4
3	Contents .....	4
4	Overview.....	5
5	Signaling Interface.....	5
5.1	Ethernet Port Mapping.....	6
5.2	Connectors .....	6
5.3	Signal Definitions.....	7
5.4	Connector Pinout .....	8
6	Power .....	9
7	Mechanical .....	10
8	Thermal .....	11
9	Appendix: Commonly Used Acronyms.....	12

## 4 Overview

This document outlines specifications for the Open CloudServer mezzanine network interface card (NIC). The NIC interfaces to the processor via PCI-Express (PCIe) Gen3 x8 I/O bus and dual 10 Gbit Ethernet. Single and dual 10 Gbit Ethernet are supported. Dual 40 Gbit Ethernet pins have been defined for potential future use.

Figure 1 shows a block diagram of the network mezzanine I/O.




Figure 1. Network Mezzanine I/O connectivity

The compute blade uses the following retimers:

- 4-channel: TI DS110RT410; 7x7mm 48-pin quad-flat no-leads (QFN) package

## 5 Signaling Interface

The networking mezzanine interface has been defined to provide high bandwidth and a flexible interface. The card receives a PCI-Express Gen3 x8 bus from the CPU.

The supported output networks include:

- 1 x 10G Ethernet

- 2 x 10G Ethernet

## 5.1 Ethernet Port Mapping

Table 1 shows the mappings of the networking signals to the backplane.

**Table 1. Network Mezzanine Port to Connector Mapping**

Networking signals	10G blade signal names	10G tray signal names
NWK_1_TX/RX0	ENET10G_1_TD/RD	ENET10G_1_TD/RD SFP+ #1
NWK_1_TX/RX[1:3]	Not connected	Not connected
NWK_2_TX/RX0	ENET10G_2_TD/RD	ENET10G_2_TD/RD SFP+ #2
NWK_2_TX/RX[1:3]	Not connected	Not connected

## 5.2 Connectors

Table 2 shows the connector part numbers for the network mezzanine card.

**Table 2. Connector Part Numbers, Network Mezzanine Card**

Manufacturer	Card connector MPN	Motherboard connector MPN
Samtec	SEAM-20-03.5-L-08-2-A-K-TR	SEAF-20-06.5-L-08-2-A-K-TR
Molex	45970-2385	45971-2385

The stackup height of the SEAM is 10mm with a 6.5mm SEAF and a 3.5mm SEAM connector. In this configuration, it is expected that taller components will be placed on the top side of the printed circuit board (PCB), as shown in Figure 2.




Figure 2. Connector stackup

### 5.3 Signal Definitions

Table 3 defines the signals used in the NIC mezzanine interface.

Table 3. NIC Mezzanine Connector Signal Definitions

Bus type	I/O	Logic	Definition
P3E_CPU1_LAN_RX_DP/N[7:0]	O	CML	PCIe Gen3 from the NIC Mezz to the CPU
P3E_CPU1_LAN_TX_DP/N[7:0]	I	CML	PCIe Gen3 from the CPU to the NIC Mezz
CLK_100M_NIC_PE_DP/N	I	CML	100MHz PCIe Clock
PCIE_RESET_N	I	3.3V	PCIe Reset
MEZZ_PRESENT_N	O	3.3V	Mezz Present – Should be GND on Mezzanine
NWK_1_TX[3:0]P/N	O	CML	Port 1 GbE Transmit from Mezz to Motherboard
NWK_1_RX[3:0]P/N	I	CML	Port 1 GbE Receive from Motherboard to Mezz
NWK_2_TX[3:0]P/N	O	CML	Port 2 GbE Transmit from Mezz to Motherboard
NWK_2_RX[3:0]P/N	I	CML	Port 2 GbE Receive from Motherboard to Mezz
SMB_ALERT_N	O	3.3V	I2C Alert from NIC Mezz to BMC
NWK1_PRESENT_N	I	3.3V	Port 1 Cable Present Indicator
NWK1_I2C_SDA	I/O	3.3V	Port1 I2C Data to Cable
NWK1_I2C_CLK	O	3.3V	Port 1 I2C Clock to Cable

Bus type	I/O	Logic	Definition
NWK2_PRESENT_N	I	3.3V	Port 2 Cable Present Indicator
NWK2_I2C_SDA	I/O	3.3V	Port 2 I2C Data to Cable
NWK2_I2C_SCL	O	3.3V	I2C to QSFP+ Cable
PCIE_WAKE_N	O	3.3V	PCIe Wake
SMB_SCL	I	3.3V	I2C to BMC
SMB_SDA	I/O	3.3V	I2C to BMC
NIC_MEZZ_ID[1:0]	O	3.3V	NIC Mezz ID – Connected to BMC on motherboard NIC_MEZZ_ID[1:0] definition is: TBD
P3V3	I	3.3V	3.3V Input Power
P3V3_AUX	I	3.3V	3.3V Aux Input Power
P12V_AUX	I	12V	12V Input Power
Ground			Ground Pins

## 5.4 Connector Pinout

Table 4 lists the pinout for the 160-pin connector on the tray mezzanine card that interfaces to the tray backplane.

**Table 4. NIC Mezzanine Connector Pinout**

1	GND	PCIE_RESET_N	GND	PCIE_WAKE_N	NIC_MEZZ_ID0	SMB_ALERT_N	GND	CLK_100_M_NIC_P_E_DP	8
9	P3E_CPU1_L AN_TX_C_DP <0>	GND	P3E_CPU1_L AN_RX_C_DP <7>	GND	SMB_SCL	NWK1_PRESENT_N	GND	CLK_100_M_NIC_P_E_DN	16
17	P3E_CPU1_L AN_TX_C_DN <0>	GND	P3E_CPU1_L AN_RX_C_DN <7>	GND	SMB_SDA	GND	MEZZ_PRESENT_N	GND	24
25	GND	P3E_CPU1_L AN_TX_C_DP <1>	GND	P3E_CPU1_L AN_RX_C_DP <6>	GND	NWK_1_TX1P	GND	NWK_2_TX0P	32



Open Compute Project • Open CloudServer network mezzanine I/O specification

33	GND	P3E_CPU1_L AN_TX_C_DN <1>	GND	P3E_CPU1_L AN_RX_C_D N<6>	GND	NWK_1_TX1 N	GND	NWK_2_ TX0N	40
41	P3E_CPU1_L AN_TX_C_DP <2>	GND	P3E_CPU1_L AN_RX_C_DP <5>	GND	NWK_1_TX2P	GND	NWK_2_T X1P	GND	48
49	P3E_CPU1_L AN_TX_C_DN <2>	GND	P3E_CPU1_L AN_RX_C_D N<5>	GND	NWK_1_TX2 N	GND	NWK_2_T X1N	GND	56
57	GND	P3E_CPU1_L AN_TX_C_DP <3>	GND	P3E_CPU1_L AN_RX_C_DP <4>	GND	NWK_1_TX3P	GND	NWK_2_ TX2P	64
65	GND	P3E_CPU1_L AN_TX_C_DN <3>	GND	P3E_CPU1_L AN_RX_C_D N<4>	GND	NWK_1_TX3 N	GND	NWK_2_ TX2N	72
73	P3E_CPU1_L AN_TX_C_DP <4>	GND	P3E_CPU1_L AN_RX_C_DP <0>	GND	NWK_1_RX1 N	GND	NWK_2_T X3P	GND	80
81	P3E_CPU1_L AN_TX_C_DN <4>	GND	P3E_CPU1_L AN_RX_C_D N<0>	GND	NWK_1_RX1 P	GND	NWK_2_T X3N	GND	88
89	GND	P3E_CPU1_L AN_TX_C_DP <5>	GND	P3E_CPU1_L AN_RX_C_DP <1>	GND	NWK_1_RX2 N	GND	NWK_2_ RX0P	96
97	GND	P3E_CPU1_L AN_TX_C_DN <5>	GND	P3E_CPU1_L AN_RX_C_D N<1>	GND	NWK_1_RX2 P	GND	NWK_2_ RX0N	104
105	P3E_CPU1_L AN_TX_C_DP <6>	GND	P3E_CPU1_L AN_RX_C_DP <2>	GND	NWK_1_RX3 N	GND	NWK_2_R X1N	GND	112
113	P3E_CPU1_L AN_TX_C_DN <6>	GND	P3E_CPU1_L AN_RX_C_D N<2>	GND	NWK_1_RX3 P	GND	NWK_2_R X1P	GND	120
121	GND	P3E_CPU1_L AN_TX_C_DP <7>	GND	P3E_CPU1_L AN_RX_C_DP <3>	GND	NWK_1_TX0P	GND	NWK_2_ RX2N	128
129	NWK1_I2C_S DA	P3E_CPU1_L AN_TX_C_DN <7>	GND	P3E_CPU1_L AN_RX_C_D N<3>	GND	NWK_1_TX0 N	GND	NWK_2_ RX2P	136
137	NWK1_I2C_S CL	GND	NIC_MEZZ_I D1	GND	NWK_1_RX0 P	GND	NWK_2_R X3N	GND	144
145	P12V_AUX	P3V3_AUX	P3V3	GND	NWK_1_RX0 N	GND	NWK_2_R X3P	NWK2_I2 C_SDA	152
153	P12V_AUX	P3V3_AUX	P3V3	P3V3	GND	NWK2_PRES ENT_N	GND	NWK2_I2 C_SCL	160

## 6 Power

Table 5 specifies the local area network (LAN) mezzanine power ratings for the rail.

Table 5. LAN Mezzanine Power Ratings

Power rails	Amps/pin (at 40oC)	Total number of pins	Power load capacity by connector pins (W)	Motherboard limited power budget (W)
12V_AUX	2A	2	43.2W	25.2W
3.3V_AUX	2A	2	11.88W	1.2375W
3.3V	2A	3	17.82W	9.9W
Total power budget (per mezzanine card)				25W

Figure 3 shows the LAN mezzanine power-up sequence.




Figure 3. LAN mezzanine power-up sequence

Note that the maximum power consumption of the mezzanine cards is 25W. The reset signal conforms to the PCI Express reset specifications.

## 7 Mechanical

Figure 4 shows the dimensions of the network mezzanine. Note that PCB board thickness can vary as long as the keep-in volumes are not violated.




Figure 4. Network mezzanine dimensions

## 8 Thermal

The network mezzanine cards are designed to be located at the extreme downstream position of the server, so the air is heated by all of the upstream components before reaching the cards. The direction of air flow is shown in Figure 4.

Table 6 shows the worst-case environmental conditions that can be expected at the network mezzanine card inlet. The thermal solution and component selection should be sufficient for these conditions.

**Table 6. Environmental Operating Conditions, Network Mezzanine Card**

Variable	Worst case operating condition
Approaching airflow rate	200 ft/min, uniform
Maximum allowable pressure drop across card	0.040 "H <sub>2</sub> O max at 200 ft/min
Approaching airflow temperature	66°C

## 9 Appendix: Commonly Used Acronyms

This section provides definitions of acronyms used in the system specifications.

**ACPI** – advanced configuration and power interface

**AHCI** – advanced host controller interface

**AHJ** – authority having jurisdiction

**ANSI** – American National Standards Institute

**API** – application programming interface

**ASHRAE** – American Society of Heating, Refrigerating and Air Conditioning Engineers

**ASIC** – application-specific integrated circuit

**BCD** – binary-coded decimal

**BIOS** – basic input/output system

**BMC** – baseboard management controller

**CFM** – cubic feet per minute (measure of volume flow rate)

**CM** – Chassis Manager

**CMOS** – complementary metal-oxide-semiconductor

**COLO** – co-location

**CTS** – clear to send

**DCMI** – data center manageability interface

**DDR3** – double data rate type 3

**DHCP** – dynamic host configuration protocol

**DIMM** – dual inline memory module

**DPC** - DIMMs per memory channel

**DRAM** – dynamic random access memory

**DSR** – data set ready

**DTR** – data terminal ready

**ECC** – error-correcting code

**EEPROM** - electrically erasable programmable read-only memory

**EIA** – Electronic Industries Alliance

**EMC** – electromagnetic compatibility

**EMI** – electromagnetic interference

**FRU** – field replaceable unit

<b>FTP</b> – file transfer protocol	<b>MLC</b> – multi-level call
<b>GPIO</b> – general purpose input output	<b>MTBF</b> – mean time between failures
<b>GUID</b> – globally unique identifier	<b>MUX</b> – multiplexer
<b>HBI</b> – high business intelligence	<b>NIC</b> – network interface card
<b>HCK</b> – Windows Hardware Certification Kit	<b>NUMA</b> – non-uniform memory access
<b>HMD</b> – hardware monitoring device	<b>OOB</b> – out of band
<b>HT</b> – hyperthreading	<b>OSHA</b> - Occupational Safety & Health Administration
<b>I<sup>2</sup>C</b> – inter-integrated circuit	<b>OTS</b> – off the shelf
<b>IBC</b> – international building code	<b>PCB</b> – printed circuit board
<b>IDE</b> – integrated development environment	<b>PCIe</b> – peripheral component interconnect express
<b>IEC</b> - International Electrotechnical Commission	<b>PCH</b> – platform control hub
<b>IOC</b> – I/O controller	<b>PDB</b> – power distribution backplane
<b>IPMI</b> – intelligent platform management interface	<b>PDU</b> – power distribution unit
<b>IPsec</b> – IP security	<b>Ph-ph</b> – phase to phase
<b>ITPAC</b> – IT pre-assembled components	<b>Ph-N</b> – phase to neutral
<b>JBOD</b> – “just a bunch of disks”	<b>PNP</b> – plug and play
<b>KCS</b> – keyboard controller style	<b>POST</b> – power-on self-test
<b>L2</b> – layer 2	<b>PSU</b> – power supply unit
<b>LAN</b> – local area network	<b>PWM</b> – pulse-width modulation
<b>LFF</b> – large form factor	<b>PXE</b> – preboot execution environment
<b>LPC</b> – low pin count	<b>QDR</b> – quad data rate
<b>LS</b> – least significant	<b>QFN</b> – quad flat package no-lead
<b>LUN</b> – logical unit number	<b>QPI</b> – Intel QuickPath Interconnect
<b>MAC</b> – media access control	<b>QSFP</b> – quad small form-factor pluggable
<b>MDC</b> – modular data center containers	<b>RAID</b> – redundant array of independent disks

**REST** - representational state transfer

**RM** – rack manager

**RMA** – remote management agent

**ROC** – RAID-on-chip controller

**RSS** – receive-side scaling

**RTS** – request to send

**RU** – rack unit

**RxD** – received data

**SAS** – serial-attached small computer system interface (SCSI)

**SATA** – serial AT attachment

**SCK** – serial clock

**SCSI** – small computer system interface

**SDA** – serial data signal

**SDR** – sensor data record

**SFF** – small form factor

**SFP** – small form-factor pluggable

**SMBUS** – systems management bus

**SMBIOS** – systems management BIOS

**SOL** – serial over LAN

**SPI** – serial peripheral interface

**SSD** – solid-state drive

**TB** – tray backplane

**TDP** – thermal design power

**TM** – tray midplane

**TOR** – top of rack

**TPM** – trusted platform module

**TxD** – transmit data

**U** – rack unit

**UART** – universal asynchronous receiver/transmitter

**UEFI** – unified extensible firmware interface

**UL** – Underwriters Laboratories

**UPS** – uninterruptible power supply

**Vpp** – voltage peak to peak

**WMI** – Windows Management Interface