

Honey Badger

uServer Model


		Wiwynn Incorporated 8F, 90, Sec.1, Xintai 5th Rd., Xizhi Dist., New Taipei City 22102, Taiwan (R.O.C.) http://www.wiwynn.com	
Title COVER PAGE			
Size A	Document Number Honey_Badger_uServer		Rev 1B
Date:	Tuesday, January 20, 2015	Sheet 1	of 56


TABLE OF CONTENTS


PAGE	PAGE TITLE	PAGE	PAGE TITLE
01	COVER PAGE	41	PWRSW_P3V3_STBY
02	TABLE OF CONTENTS	42	PWRSW_P1V8_STBY & P1V8
03	SYSTEM BLOCK DIAGRAM	43	PWR_1V5_STBY
04	POWER DISTRIBUTION DIAGRAM	44	PWR_2V5&1V2_STBY
05	STANDBY POWER	45	PWRSW_P1V0_STBY
06	NORMAL POWER	46	PWRSW_P3V3_CPU & P3V3
07	POWER SEQUENCE	47	PWRSW_P1V35
08	I2C TOPOLOGY	48	PWRSW_P1V1
09	CLOCK DIAGRAM	49	PWRSW_P1V0
10	BLANK	50	PWRSW_PVCCP & PVNN
11	CPU DDR CHA	51	PWRSW_PV_VDDR
12	CPU DDR CH-B	52	PWRLDO_PV_VTT_DDR
13	CPU PCI-E	53	ISOLATION CIRCUITTY
14	CPU SATA/USB/DFX/BOARD REV	54	BLANK
15	CPU MISC SIGNAL	55	BLANK
16	CPU SMB/LPC/SVID PULL-UP	56	BLANK
17	CPU GB LAN		
18	CPU POWER(1/2)		
19	CPU POWER(2/2)		
20	CPU GND(1/2)		
21	CPU GND(2/2)		
22	CPU LEVEL SHIFT		
23	CPU INDICATOR LED		
24	CPU XDP CONN		
25	SPI REMOTE FLASH		
26	CHA0 SO-DIMM SOCKET		
27	CHA1 SO-DIMM SOCKET		
28	CHB0 SO-DIMM SOCKET		
29	CHB1 SO-DIMM SOCKET		
30	DIMM VREF		
31	CLOCK GEN 4420		
32	CLOCK BUFFER		
33	M-SATA CONNECT		
34	NGFF		
35	I2C SENSOR DEVICE		
36	JTAG CHAIN		
37	PCIe GOLD FINGER		
38	FPGA I/O PORT(1/3)		
39	FPGA I/O PORT(2/3)		
40	FPGA POWER&GND (3/3)		

562R2F- GP
 562 = 562 ohm, (2K2R means 2.2K ohm)
 2 = size 0402
 F = 1% tolerance
 GP= Green Part (RoHS)
 RC size code as below:
 1 = 0201
 2= 0402
 3= 0603
 5= 0805
 6= 1206
 R tolerance code as below:
 D=0.5%
 F= 1%
 J= 5%






SCD1U10V2KX-5GP
 DiU = 0.1uF (2D2U means 2.2uF)
 10Voltage (6D3V means 6.3V)
 2 = size 0402, K tolerance
 K=tolerance
 [C code as below:]
 G=2%
 J=5%
 K=10%
 M=20%
 X=temp characteristics
 [C Series/Temp]
 N=NPO
 X=X7R/X5R
 Y=Y5V
 -5=different symbol/customer
 GP= Green Part (RoHS)

Honey Badger uServer Block Diagram








Standby Power




LDO solution for FPGA




CPU

CPU_RSMRST#


Normal Power





POWER SEQUENCE DIAGRAM



I2C TOPOLOGY







BLANK



28.29 M_B_DQ[63:0]

M_B_DQ63 AC15
M_B_DQ62 AC14
M_B_DQ61 AC9
M_B_DQ60 AC11
M_B_DQ59 AC17
M_B_DQ58 AD15
M_B_DQ57 AD8
M_B_DQ56 AC8
M_B_DQ55 Y10
M_B_DQ54 W8
M_B_DQ53 Y14
M_B_DQ52 Y16
M_B_DQ51 Y11
M_B_DQ50 W10
M_B_DQ49 W13
M_B_DQ48 W14
M_B_DQ47 Y2
M_B_DQ46 Y4
M_B_DQ45 T1
M_B_DQ44 T3
M_B_DQ43 AB4
M_B_DQ42 AB2
M_B_DQ41 U2
M_B_DQ40 U4
M_B_DQ39 U8
M_B_DQ38 R8
M_B_DQ37 U15
M_B_DQ36 R11
M_B_DQ35 R9
M_B_DQ34 R14
M_B_DQ33 R15
M_B_DQ32 F30
M_B_DQ31 M30
M_B_DQ29 J30
M_B_DQ28 H32
M_B_DQ27 L32
M_B_DQ26 N32
M_B_DQ25 H29
M_B_DQ24 H30
M_B_DQ23 D21
M_B_DQ22 B21
M_B_DQ21 D24
M_B_DQ20 C24
M_B_DQ19 B19
M_B_DQ18 D19
M_B_DQ17 B23
M_B_DQ16 D23
M_B_DQ15 B28
M_B_DQ14 D28
M_B_DQ13 D32
M_B_DQ12 E32
M_B_DQ11 C27
M_B_DQ10 A27
M_B_DQ9 C31
M_B_DQ8 B32
M_B_DQ7 C36
M_B_DQ6 A36
M_B_DQ5 C40
M_B_DQ4 A39
M_B_DQ3 D35
M_B_DQ2 B35
M_B_DQ1 D39
M_B_DQ0 B39
M_B_DQS_DP7 AD12
M_B_DQS_DP6 Y7
M_B_DQS_DP5 U11
M_B_DQS_DP4 M29
M_B_DQS_DP3 A21
M_B_DQS_DP2 D30
M_B_DQS_DP1 D37
M_B_DQS_DP0 B37
M_B_DQS_DN7 AD12
M_B_DQS_DN6 W7
M_B_DQS_DN5 W3
M_B_DQS_DN4 U12
M_B_DQS_DN3 L29
M_B_DQS_DN2 C22
M_B_DQS_DN1 B30
M_B_DQS_DN0 B37

U13B




AVOTON

2 OF 12

DDR3_1_MA15 H26 M_B_MA15
DDR3_1_MA14 G26 M_B_MA14
DDR3_1_MA13 G3 M_B_MA13
DDR3_1_MA12 G25 M_B_MA12
DDR3_1_MA11 P22 M_B_MA11
DDR3_1_MA10 L18 M_B_MA10
DDR3_1_MA9 M22 M_B_MA9
DDR3_1_MA8 H21 M_B_MA8
DDR3_1_MA7 J22 M_B_MA7
DDR3_1_MA6 J21 M_B_MA6
DDR3_1_MA5 H22 M_B_MA5
DDR3_1_MA4 M21 M_B_MA4
DDR3_1_MA3 P21 M_B_MA3
DDR3_1_MA2 G18 M_B_MA2
DDR3_1_MA1 G17 M_B_MA1
DDR3_1_MA0 H17 M_B_MA0
DDR3_1_DOEC7 B12 M_B_ECC7
DDR3_1_DOEC6 C13 M_B_ECC6
DDR3_1_DOEC5 B17 M_B_ECC5
DDR3_1_DOEC4 D17 M_B_ECC4
DDR3_1_DOEC3 E12 M_B_ECC3
DDR3_1_DOEC2 D12 M_B_ECC2
DDR3_1_DOEC1 C15 M_B_ECC1
DDR3_1_DOEC0 D15 M_B_ECC0
DDR3_1_CK3 J13 M_B_CK_DP3
DDR3_1_CK2 H10 M_B_CK_DP2
DDR3_1_CK1 G9 M_B_CK_DP1
DDR3_1_CK0 C9 M_B_CK_DP0
DDR3_1_CK3# L13 M_B_CK_DN3
DDR3_1_CK2# G10 M_B_CK_DN2
DDR3_1_CK1# H9 M_B_CK_DN1
DDR3_1_CK0# D8 M_B_CK_DN0
DDR3_1_CKE3 L26 M_B_CKE3
DDR3_1_CKE2 L25 M_B_CKE2
DDR3_1_CKE1 N25 M_B_CKE1
DDR3_1_CKE0 N26 M_B_CKE0
DDR3_1_CS3# K4 M_B_CS_N3
DDR3_1_CS2# L7 M_B_CS_N2
DDR3_1_CS1# N4 M_B_CS_N1
DDR3_1_CS0# K3 M_B_CS_N0
DDR3_1_ODT3 L4 M_B_ODT3
DDR3_1_ODT2 N8 M_B_ODT2
DDR3_1_ODT1 N2 M_B_ODT1
DDR3_1_ODT0 L2 M_B_ODT0
DDR3_1_BS2 H25 M_B_BS2
DDR3_1_BS1 H18 M_B_BS1
DDR3_1_BS0 N18 M_B_BS0
DDR3_1_MON1_P E5 M_B_MON1_P
DDR3_1_MON1_N C5 M_B_MON1_N
DDR3_1_MON2_P A8 M_B_MON2_P
DDR3_1_MON2_N A6 M_B_MON2_N
DDR3_1_CMDPU T25 M_B_CMDPU
DDR3_1_DQPU T26 M_B_DQPU
DDR3_1_DQS_DN8 D14 M_B_DQS_DN8
DDR3_1_DQS_DP8 B14 M_B_DQS_DP8
DDR3_1_DRAMRST# N11 M_B_R_RESET#
DDR3_1_ODTPU T32 M_B_ODTPU
DDR3_1_CAS# H4 M_B_CAS#
DDR3_1_RAS# L8 M_B_RAS#
DDR3_1_WE# N7 M_B_WE#
DDR3_1_REFP L14 M_B_REFP
DDR3_1_REFN L14 M_B_REFN
DDR3_1_DRAM_PWROK L17 M_DRAM_PWROK
DDR3_1_VCCA_PWROK N17 M_DRAM_PWROK
DDR3_1_VREF R29 M_B_VREF

M_B_MA[15:0] 28.29


M_B_ECC[7:0] 28.29



Wiwynn Incorporated
8F, 90, Sec.1, Xintai 5th Rd., Xizhi Dist.,
New Taipei City 22102, Taiwan (R.O.C.)
<http://www.wiwynn.com>


34 P2E_CPU_NGFF_RX_DP15
34 P2E_CPU_NGFF_RX_DN15
34 P2E_CPU_NGFF_RX_DP14
34 P2E_CPU_NGFF_RX_DN14
34 P2E_CPU_NGFF_RX_DP13
34 P2E_CPU_NGFF_RX_DN13
34 P2E_CPU_NGFF_RX_DP12
34 P2E_CPU_NGFF_RX_DN12
37 P2E_CPU_ETH10G_RX_DP11
37 P2E_CPU_ETH10G_RX_DN11
37 P2E_CPU_ETH10G_RX_DP10
37 P2E_CPU_ETH10G_RX_DN10
37 P2E_CPU_ETH10G_RX_DP9
37 P2E_CPU_ETH10G_RX_DN9
37 P2E_CPU_ETH10G_RX_DP8
37 P2E_CPU_ETH10G_RX_DN8
37 P2E_CPU_SAS_RX_DP7
37 P2E_CPU_SAS_RX_DN7
37 P2E_CPU_SAS_RX_DP6
37 P2E_CPU_SAS_RX_DN6
37 P2E_CPU_SAS_RX_DP5
37 P2E_CPU_SAS_RX_DN5
37 P2E_CPU_SAS_RX_DP4
37 P2E_CPU_SAS_RX_DN4
37 P2E_CPU_SAS_RX_DP3
37 P2E_CPU_SAS_RX_DN3
37 P2E_CPU_SAS_RX_DP2
37 P2E_CPU_SAS_RX_DN2
37 P2E_CPU_SAS_RX_DP1
37 P2E_CPU_SAS_RX_DN1
37 P2E_CPU_SAS_RX_DP0
37 P2E_CPU_SAS_RX_DN0


P2E_CPU_NGFF_RX_DP15 BE34
P2E_CPU_NGFF_RX_DN15 BG34
P2E_CPU_NGFF_RX_DP14 BD37
P2E_CPU_NGFF_RX_DN14 BF37
P2E_CPU_NGFF_RX_DP13 BF38
P2E_CPU_NGFF_RX_DN13 BG38
P2E_CPU_NGFF_RX_DP12 BE41
P2E_CPU_NGFF_RX_DN12 BG41
P2E_CPU_ETH10G_RX_DP11 BG42
P2E_CPU_ETH10G_RX_DN11 BH42
P2E_CPU_ETH10G_RX_DP10 BF45
P2E_CPU_ETH10G_RX_DN10 BG45
P2E_CPU_ETH10G_RX_DP9 BD46
P2E_CPU_ETH10G_RX_DN9 BF46
P2E_CPU_ETH10G_RX_DP8 BG49
P2E_CPU_ETH10G_RX_DN8 BH49
P2E_CPU_SAS_RX_DP7 BE50
P2E_CPU_SAS_RX_DN7 BG50
P2E_CPU_SAS_RX_DP6 BF53
P2E_CPU_SAS_RX_DN6 BG53
P2E_CPU_SAS_RX_DP5 BD54
P2E_CPU_SAS_RX_DN5 BF54
P2E_CPU_SAS_RX_DP4 BG57
P2E_CPU_SAS_RX_DN4 BH57
P2E_CPU_SAS_RX_DP3 BG58
P2E_CPU_SAS_RX_DN3 BH58
P2E_CPU_SAS_RX_DP2 BJ62
P2E_CPU_SAS_RX_DN2 BK62
P2E_CPU_SAS_RX_DP1 BJ63
P2E_CPU_SAS_RX_DN1 BH64
P2E_CPU_SAS_RX_DP0 BE63
P2E_CPU_SAS_RX_DN0 BE64








BN39 P2E_CPU_NGFF_C_TX_DP15
BL39 P2E_CPU_NGFF_C_TX_DN15
BM40 P2E_CPU_NGFF_C_TX_DP14
BK40 P2E_CPU_NGFF_C_TX_DN14
BL41 P2E_CPU_NGFF_C_TX_DP13
BN41 P2E_CPU_NGFF_C_TX_DN13
BP43 P2E_CPU_NGFF_C_TX_DP12
BM43 P2E_CPU_NGFF_C_TX_DN12
BN44 P2E_CPU_ETH10G_C_TX_DP11
BL44 P2E_CPU_ETH10G_C_TX_DN11
BN46 P2E_CPU_ETH10G_C_TX_DP10
BL46 P2E_CPU_ETH10G_C_TX_DN10
BN48 P2E_CPU_ETH10G_C_TX_DP9
BL48 P2E_CPU_ETH10G_C_TX_DN9
BP49 P2E_CPU_ETH10G_C_TX_DP8
BM49 P2E_CPU_ETH10G_C_TX_DN8
BN50 P2E_CPU_SAS_C_TX_DP7
BL50 P2E_CPU_SAS_C_TX_DN7
BL52 P2E_CPU_SAS_C_TX_DP6
BM52 P2E_CPU_SAS_C_TX_DP5
BN53 P2E_CPU_SAS_C_TX_DP5
BL53 P2E_CPU_SAS_C_TX_DN5
BM54 P2E_CPU_SAS_C_TX_DP4
BK54 P2E_CPU_SAS_C_TX_DN4
BL55 P2E_CPU_SAS_C_TX_DP3
BN55 P2E_CPU_SAS_C_TX_DN3
BL57 P2E_CPU_SAS_C_TX_DP2
BN57 P2E_CPU_SAS_C_TX_DN2
BL59 P2E_CPU_SAS_C_TX_DP1
BM58 P2E_CPU_SAS_C_TX_DN1
BK60 P2E_CPU_SAS_C_TX_DP0
BL61 P2E_CPU_SAS_C_TX_DN0


P2E_CPU_NGFF_C_TX_DP15 34
P2E_CPU_NGFF_C_TX_DN15 34
P2E_CPU_NGFF_C_TX_DP14 34
P2E_CPU_NGFF_C_TX_DN14 34
P2E_CPU_NGFF_C_TX_DP13 34
P2E_CPU_NGFF_C_TX_DN13 34
P2E_CPU_NGFF_C_TX_DP12 34
P2E_CPU_NGFF_C_TX_DN12 34
P2E_CPU_ETH10G_C_TX_DP11 37
P2E_CPU_ETH10G_C_TX_DN11 37
P2E_CPU_ETH10G_C_TX_DP10 37
P2E_CPU_ETH10G_C_TX_DN10 37
P2E_CPU_ETH10G_C_TX_DP9 37
P2E_CPU_ETH10G_C_TX_DN9 37
P2E_CPU_ETH10G_C_TX_DP8 37
P2E_CPU_ETH10G_C_TX_DN8 37
P2E_CPU_SAS_C_TX_DP7 37
P2E_CPU_SAS_C_TX_DN7 37
P2E_CPU_SAS_C_TX_DP6 37
P2E_CPU_SAS_C_TX_DP6 37
P2E_CPU_SAS_C_TX_DP5 37
P2E_CPU_SAS_C_TX_DP5 37
P2E_CPU_SAS_C_TX_DP4 37
P2E_CPU_SAS_C_TX_DP4 37
P2E_CPU_SAS_C_TX_DP4 37
P2E_CPU_SAS_C_TX_DP3 37
P2E_CPU_SAS_C_TX_DP3 37
P2E_CPU_SAS_C_TX_DP2 37
P2E_CPU_SAS_C_TX_DP2 37
P2E_CPU_SAS_C_TX_DP1 37
P2E_CPU_SAS_C_TX_DP1 37
P2E_CPU_SAS_C_TX_DP0 37
P2E_CPU_SAS_C_TX_DP0 37

























● Power Status LED




● Diagnostics LED




● CPU BEEP LED




RTC BATTERY CIRCUIT




Heatsink holder







SPI ROM CIRCUIT



11.26 M_A_MA15() 
11.26 M_A_ECQ7() 
11.26 M_A_DQ83() 

22.26,29,30,31,35 SMB_HOST_LV_DATA
22.26,29,30,31,35 SMB_HOST_LV_CLK





SMBus Address: 0xA2 (10100010)





12.29 M_B_MA15(0)
12.29 M_B_ECCQ7(0)
12.29 M_B_DQ(83.0)





22.26,27,29,30,31,35 SMB_HOST_LV_DATA
22.26,27,29,30,31,35 SMB_HOST_LV_CLK

SMBus Address: 0xA4 (10100100)
















Wiwynn Incorporated
8F, 90, Sec.1, Xintai 5th Rd., Xizhi Dist.,
New Taipei City 22102, Taiwan (R.O.C.)
<http://www.wiwynn.com>


Title			CLOCK GEN 4420
Size	Document	Number	Rev
A3	Honey_Badger_uServer		1B
Date:	Tuesday, January 20, 2015		Sheet 31 of 56















		Wiwynn Incorporated 8F, 90, Sec.1, Xintai 5th Rd., Xizhi Dist., New Taipei City 22102, Taiwan (R.O.C.) http://www.wiwynn.com	
Title		I2C SENSOR DEVICE	
Size	Document Number	Rev	
Customer	Honey_Badger_uServer		
Date:	Tuesday, January 20, 2015	Sheet	35 of 56













Power rail : P3V3_STBY(3.3V)
 Controller : TPS53318 (Fswitching=500KHz)
 TDC : 3.24A
 MAX : 4.5A
 OCP : 7A




OCP :3.2A




Power rail :P1V5_STBY
Controller :TPS74801
TDC :0.415A
Max :0.415A
OCP:2A





		Wiwynn Incorporated 8F, 90, Sec.1, Xintai 5th Rd., Xizhi Dist., New Taipei City 22102, Taiwan (R.O.C.) http://www.wiwynn.com	
		Title PWR_1V5_STBY	
Size A4	Document Number Honey_Badger_uServer	Rev 1B	
Date: Tuesday, January 20, 2015	Sheet 43	of 56	

Power rail :P2V5_STBY
Controller :TPS79301
TDC : 0.034A
Max :0.034A





Power rail :P1V2_STBY(1.2V)
Controller :LD1117AG
TDC :0.2A
Max :0.2A






Power rail :P1V35(1.35V)
Controller :TPS74801
TDC :0.034A
Max :0.034A
OCP:2A




		Wiwynn Incorporated 8F, 90, Sec.1, Xintai 5th Rd., Xizhi Dist., New Taipei City 22102, Taiwan (R.O.C.) http://www.wiwynn.com	
Title PWRSW_P1V1			
Size A3	Document Number Honey_Badger_uServer		Rev 1B
Date: Tuesday, January 20, 2015		Sheet 48 of 56	


Power rail :P1V0(1.0V)
Controller :TPS53319
Fswitch= 300KHz
TDC : TBD
Max : 6.9A
OCP :8A




Power rail
:PVCCP/PVNN(0.75~1.03)
Controller :ISL95831
Fswitch= 450KHz
TDC : TBD
Max : PVCCP/23.3A & PVNN/2.2A
OCP :28A





Power rail :PV_VDDR(1.5/1.35V)
Controller :ISL6353
Fswitch= 450KHz
TDC : TBD
Max : 18A
OCP :30A



Power rail : PV_VTT_DDR
VID=1/2 PVDDR_N1 (default)
Controller : TP51200
TDC : 1A
Max : 1A
OCP : 1.5 A





BLANK

BLANK

BLANK