

# OCP Engineering Workshop

25 September 2017 | Dallas, TX

OCP Engineering Workshop – 25 September 2017 – Dallas, TX

# OCP NIC 3.0

## Dell EMC Update

Jon Lewis

Distinguished Engineer


# Agenda

- Form Factor Update
- Pinout:
  - Proposed changes to some pins/features
  - Pinout proposal for Connector A and B
- Closing thoughts



# Form Factor

- Enumeration 14: 76 mm x 115 mm
- Top-side keepout: 11.0 mm
- Bottom-side keepout:  $2.25 \text{ mm} < x < 2.67 \text{ mm}$ 
  - Really need the NIC vendors to finalize this number.
- Motherboard Thickness: Agree with 0.062", 0.076" and 0.093" +/- 10% tolerances.
  - Allows a wide range of layer counts and materials to be supported.
- Connector A = SFF-TA-1002 style 168 pin straddle mount connector.
- Connector B → Proposing 140 pin to allow a full x16.
- RJ-45 connectors should be mid-plane mounted. (3D models available)
  - 1x1 max top side height is 8.8 mm
  - 1x4 max top side height is 10.0 mm



# Faceplate Spec Definition

Dell prefers design similar to the design shown:



- Enables EMI solution on card.
- Enables convenient space for latching.
- Minimizes vertical stack.

Design intent and spec details:


- Top/Bottom fold over and are inserted into the chassis.
- Left/Right side EMI seal flush against rear wall.
- EMI fingers need to compress to be flush with top/bottom flanges.
- Proposal gives flexibility for different connectors.

Open Items, in order:

- Do we need to protect the entire underside of card for installation?
- Retention mechanism selection and definition (internal/external/both?)
  - Options for latching could include  $\frac{1}{4}$  turn retention.
- Should EMI fingers be on card or designed into chassis?
- Do we need to specify LED locations, definitions, ... ?





EMI fingers are beyond keep out but must compress to keep out





# Wider Card Consideration



- For the wider board Dell EMC would like to see the board grow to the right instead of the left.
  - Prefer a x16 on the additional section
  - Grow width to support additional 140 pin
- Top picture: Single connector instead of 2 connectors. Not sure if this is possible but would represent the minimum width for a wider card = ~127mm.
- Bottom picture: Connector B = 140 pins from the current concept models for the connector suppliers. The would make the card ~138mm.



# Proposed Pinout Description

- Power

- Repurpose the 12VAUX pins
- 6 – 12V pins  $\approx$  79W which should be sufficient (assume 1.1A per pin)
- MAIN\_EN: Signal from System to NIC indicating main power available.
- PWR\_GOOD: Signal from NIC to System indicating VRs are operating nominally.
  - Includes all NIC rails.



# Pinout - continued


- Deprecate CLK\_REQ
- Systems Management:
  - One SMBus
    - Includes FRU and temp sensor
  - One NC-SI RBT bus (including arbitration pins)
  - Add at least one “addressing” pin to enable dual OCP NIC 3.0 on the same management bus: SLOT\_ID
    - I2C address changed
    - NC-SI package ID changed (This assumes that the maximum number of OCP NIC 3.0 cards on a bus is 2. Additional addressing pins would be necessary if that increased.)
- Multi-Host: For Gen4/5 PCIe x4 ports seem to be an optimal choice
  - 4 x {PERST#, WAKE#, REFCLK}
  - REFCLK likely still required prior to Gen 5 PCIe!
- Connector B: (140 pin to include x16)
  - 12V pins – 5 additional pins to increase power to ~145W (nominal assuming 1.1A per pin)
  - Multi-host support (4 sets of PERST#, WAKE#, REFCLK)



# Pinout - continued

## • Presence/Bifurcation

- Dual-purpose the existing 3 presence pins and add 2 pins (BIFn#).
- Allows for bidirectional bifurcation



Multi-host Bifurcation (from Host to OCP card)

W1 Conn A		W2 Conn B		Host Root Port Configuration	
BIF1#	BIF2#	BIF1# B	BIF2# B	Bus A	Bus B
0	0	0		x16	x16
1	0	0		2 x8	2 x8
0	1	0		4 x4	4 x4
1	1	0		x16	2 x8
0	0	1		x16	4 x4
1	0	1		2 x8	x16
0	1	1		2 x8	4 x4
1	1	1		4 x4	x16
				4 x4	2 x8

Root Port Bifurcation (from OCP card to Host)

W1 Conn A			W2 Conn B		Conn A End Device Config	Conn B End Device Config
PRSNT3#	PRSNT2#	PRSNT1#	PRSNT2# B	PRSNT1# B		
RFU	0	0	0	0	Not present	Not present
RFU	0	1	0	0	x16	Not present
RFU	1	0	0	0	2 x8	Not present
RFU	1	1	0	0	RFU	Not present
RFU	0	1	0	1	x16	x16
RFU	1	0	0	1	2 x8	x16
RFU	1	1	0	1	RFU	x16
RFU	0	1	1	0	x16	2 x8
RFU	1	0	1	0	2 x8	2 x8
RFU	1	1	1	0	RFU	2 x8
RFU	0	1	1	1	x16	RFU
RFU	1	0	1	1	2 x8	RFU
RFU	1	1	1	1	x32	

	OCP x16 168 pin
--	-----------------

Connector (lower row)			Connector (upper row)		
Position	Side B Signal	Side A Signal	Position	Side B Signal	Side A Signal
1	Raz		1	Raz	GND
2	Raz		2	Raz	GND
3	Raz		3	Raz	GND
4	PRST#	MC5L_CLK	4	PRST#	MC5L_CLK
5	MC5L_CRSDV	MC5L_TEN	5	MC5L_CRSDV	MC5L_TEN
6	MC5L_RD01	MC5L_TED0	6	MC5L_RD01	MC5L_TED0
7	MC5L_RD00	MC5L_TED0	7	MC5L_RD00	MC5L_TED0
8	GND	GND	8	GND	GND
9	SLOTID	MC5L_ARB_IN	9	SLOTID	MC5L_ARB_IN
10	Raz	MC5L_ARB_OUT	10	Raz	MC5L_ARB_OUT
11	GND	GND	11	GND	GND
12	REFCLK#2	REFCLK#3	12	REFCLK#2	REFCLK#3
13	REFCLK#2	REFCLK#3	13	REFCLK#2	REFCLK#3
14	GND	GND	14	GND	GND
	K27	K27		K27	K27
1	12V	GND	1	12V	GND
2	12V	GND	2	12V	GND
3	12V	GND	3	12V	GND
4	12V	GND	4	12V	GND
5	12V	GND	5	12V	GND
6	12V	GND	6	12V	GND
7	PWR_GOOD	SMCLK	7	PWR_GOOD	SMCLK
8	PWR_BREAK	SMCLK	8	PWR_BREAK	SMCLK
9	MAIN_EN	SHRST0/RFU	9	MAIN_EN	SHRST0/RFU
10	PERST0#	PERST0#	10	PERST0#	PERST0#
11	WAKE0#	WAKE1#	11	WAKE0#	WAKE1#
12	PWRDIS	PRST1#	12	PWRDIS	PRST1#
13	GND	GND	13	GND	GND
14	REFCLK#0	REFCLK#1	14	REFCLK#0	REFCLK#1
15	REFCLK#0	REFCLK#1	15	REFCLK#0	REFCLK#1
16	GND	GND	16	GND	GND
17	PER#0	PET#0	17	PER#0	PET#0
18	PER#0	PET#0	18	PER#0	PET#0
19	GND	GND	19	GND	GND
20	PER#1	PET#1	20	PER#1	PET#1
21	PER#1	PET#1	21	PER#1	PET#1
22	GND	GND	22	GND	GND
23	PER#2	PET#2	23	PER#2	PET#2
24	PER#2	PET#2	24	PER#2	PET#2
25	GND	GND	25	GND	GND
26	PER#3	PET#3	26	PER#3	PET#3
27	PER#3	PET#3	27	PER#3	PET#3
28	GND	GND	28	GND	GND
	K4	K4		K4	K4
29	GND	GND	29	GND	GND
30	PER#4	PET#4	30	PER#4	PET#4
31	PER#4	PET#4	31	PER#4	PET#4
32	GND	GND	32	GND	GND
33	PER#5	PET#5	33	PER#5	PET#5
34	PER#5	PET#5	34	PER#5	PET#5
35	GND	GND	35	GND	GND
36	PER#6	PET#6	36	PER#6	PET#6
37	PER#6	PET#6	37	PER#6	PET#6
38	GND	GND	38	GND	GND
39	PER#7	PET#7	39	PER#7	PET#7
40	PER#7	PET#7	40	PER#7	PET#7
41	GND	GND	41	GND	GND
42	PRST2#	BIF1#/RFU	42	PRST2#	BIF1#/RFU
	K27	K27		K27	K27
43	GND	GND	43	GND	GND
44	PER#8	PET#8	44	PER#8	PET#8
45	PER#8	PET#8	45	PER#8	PET#8
46	GND	GND	46	GND	GND
47	PER#9	PET#9	47	PER#9	PET#9
48	PER#9	PET#9	48	PER#9	PET#9
49	GND	GND	49	GND	GND
50	PER#10	PET#10	50	PER#10	PET#10
51	PER#10	PET#10	51	PER#10	PET#10
52	GND	GND	52	GND	GND
53	PER#11	PET#11	53	PER#11	PET#11
54	PER#11	PET#11	54	PER#11	PET#11
55	GND	GND	55	GND	GND
56	PER#12	PET#12	56	PER#12	PET#12
57	PER#12	PET#12	57	PER#12	PET#12
58	GND	GND	58	GND	GND
59	PER#13	PET#13	59	PER#13	PET#13
60	PER#13	PET#13	60	PER#13	PET#13
61	GND	GND	61	GND	GND
62	PER#14	PET#14	62	PER#14	PET#14
63	PER#14	PET#14	63	PER#14	PET#14
64	GND	GND	64	GND	GND
65	PER#15	PET#15	65	PER#15	PET#15
66	PER#15	PET#15	66	PER#15	PET#15
67	GND	GND	67	GND	GND
68	PERST2#	PERST3#	68	PERST2#	PERST3#
69	WAKE2#	WAKE3#	69	WAKE2#	WAKE3#
70	PRST3#	BIF2#/RFU	70	PRST3#	BIF2#/RFU

Connector (lower row)		Connector (upper row)	
Pin	Signal	Pin	Signal
1	12V	1	GND
2	12V	2	GND
3	12V	3	GND
4	12V	4	GND
5	12V	5	GND
6	RES	6	RES
7	PERST0	7	PERST1
8	WAKE0	8	WAKE1
9	RES	9	PRST0
10	REFCLK0	10	GND
11	REFCLK2	11	REFCLK3
12	REFCLK2	12	REFCLK3
13	GND	13	GND
14	REFCLK0	14	REFCLK1
15	REFCLK0	15	REFCLK1
16	GND	16	GND
17	PER0	17	PET0
18	PER0	18	PET0
19	GND	19	GND
20	PER1	20	PET1
21	PER1	21	PET1
22	GND	22	GND
23	PER2	23	PET2
24	PER2	24	PET2
25	GND	25	GND
26	PER3	26	PET3
27	PER3	27	PET3
28	GND	28	GND
29	RES	29	RES
30	PER4	30	PET4
31	PER4	31	PET4
32	GND	32	GND
33	PER5	33	PET5
34	PER5	34	PET5
35	GND	35	GND
36	PER6	36	PET6
37	PER6	37	PET6
38	GND	38	GND
39	PER7	39	PET7
40	PER7	40	PET7
41	GND	41	GND
42	PRST1	42	BIF1/RFU
43	RES	43	RES
44	GND	44	GND
45	PER8	45	PET8
46	GND	46	GND
47	PER9	47	PET9
48	PER9	48	PET9
49	GND	49	GND
50	PER10	50	PET10
51	PER10	51	PET10
52	GND	52	GND
53	PER11	53	PET11
54	PER11	54	PET11
55	GND	55	GND
56	PER12	56	PET12
57	PER12	57	PET12
58	GND	58	GND
59	PER13	59	PET13
60	PER13	60	PET13
61	GND	61	GND
62	PER14	62	PET14
63	PER14	63	PET14
64	GND	64	GND
65	PER15	65	PET15
66	PER15	66	PET15
67	GND	67	GND
68	WAKE2	68	WAKE3
69	PRST2	69	BIF2/RFU
70	PRST2	70	BIF2/RFU

# Closing Thoughts

- Given the current trajectory it would be nice to get together more frequently in targeted groups for discussions to close open items:
  - Mechanical: Faceplate, latching mechanism, ...
  - Pinout: definition of pins, new features, ...

- Contact information:

**Jon Lewis** | Distinguished Engineer

Dell EMC | Infrastructure Solutions Group

Email: [jon.lewis@dell.com](mailto:jon.lewis@dell.com) | IM/Skype: [jon\\_lewis@dell.com](skype:jon_lewis@dell.com)

Office: (512) 723-0767 | Mobile: (214) 505-5924

One Dell Way, MS RF5-31; Round Rock, TX 78682

