



Table of Contents


1	Cover Page	18	Clocks
2	History	19	DDR3_SODIMM_CH0
3	Block Diagram	20	DDR3_SODIMM_CH1
4	Clock Tree	21	XDP_PORT80_Debug
5	Power Tree	22	SPI_SCREW_HS_RPCAP
6	SMBus Tree	23	FPGA_Management
7	Reset Tree	24	FPGA_POWER
8	Power Sequence	25	B2B & SATA Connectors
9	GPIO Table	26	VCCP_VNN_PWM
10	JTAG Tree	27	VCCP_VNN_MOS
11	Rangeley_DDRIII_CH0	28	VDDQ_VTT
12	Rangeley_DDRIII_CH1	29	V1P0
13	Rangeley_PCIE, GBE	30	V3P3A_V1P1
14	Rangeley SATA,USB,MISC	31	V5A_V3P3
15	Rangeley Power	32	LDO_V1P8_V1P5_V1P35_V1P5A
16	Rangeley Power	33	Debug LED
17	Rangeley Power_GND		


History


SCH Version	Date	Description
R0A	2014/03/05	Initial Version
R01	2014/06/30	Release to MP















GPIOs	Pin#	Alternate Function	Rangeley Configuration
GPIO_0	AL56	NMI	Alternate Function
GPIO_1	AL63	ERROR2_B	Alternate Function
GPIO_2	AL62	ERROR1_B	Alternate Function
GPIO_3	AL65	ERROR0_B	Alternate Function
GPIO_4	AM52	IRERR_B	Alternate Function
GPIO_5	AL52	MCCRERR_B	Alternate Function
GPIO_6	AG50	UART1_RXD	Alternate Function
GPIO_7	AH50	UART1_TXD	Alternate Function
GPIO_8	AN62	SMB_CLK0	Alternate Function
GPIO_9	AP62	SMB_DATA0	Alternate Function
GPIO_10	AL58	SMB_ALR1_NO	Alternate Function
GPIO_11	AN63	SMB_DATA1	Goes to Mainboard
GPIO_12	AR63	SMB_CLK1	Goes to Mainboard
GPIO_13	AN65	SMB_DATA2	UART0_RXD
GPIO_14	AR65	SMB_CLK2	UART0_RXD
GPIO_15	AT63	SATA_GPU	BD_ID_0
GPIO_16	AL49	SATA_LEDN	N/A
GPIO_17	AH51	SATA3_GPO	BD_ID_1
GPIO_18	AH54	SATA3_LEDN	Alternate Function
GPIO_19	AH59	FLEX_CLK_SE0	Alternate Function
GPIO_20	AG56	FLEX_CLK_SE1	Alternate Function
GPIO_21	AG54	LPC_LAD0	Alternate Function
GPIO_22	AM53	LPC_LAD1	Alternate Function
GPIO_23	AL53	LPC_LAD2	Alternate Function
GPIO_24	AG59	LPC_LAD3	Alternate Function
GPIO_25	AH56	LPC_FRAMEB	Alternate Function
GPIO_26	AG51	LPC_CLKOUT0	Alternate Function
GPIO_27	AM49	LPC_CLKOUT1	Alternate Function
GPIO_28	AH48	LPC_CLKRUNB	Alternate Function
GPIO_29	AT50	ILB_SERIRQ	Alternate Function
GPIO_30	AM58	FMU_RESETBUTTON_B	Alternate Function

GPIOs	Pin#	Alternate Function	Rangeley Configuration
GPIO_SUS0	V66	N/A	ALTA_CPLD_TCK
GPIO_SUS1	W54	N/A	ALTA_CPLD_TDI
GPIO_SUS2	T53	N/A	BD_ID_2
GPIO_SUS3	Y63	CPU_RESET_B	Alternate Function
GPIO_SUS4	Y57	SUSFWRDNACK	N/A ; pull up
GPIO_SUS5	AD58	PMU_SUSCLK	N/A
GPIO_SUS6	AC52	PMU_SLP_DDRVTT_B	Goes to FPGA, Output
GPIO_SUS7	Y50	PMU_SLP_LAN_B	Goes to FPGA, Output
GPIO_SUS8	AD66	PMU_WAKE_B	Alternate Function
GPIO_SUS9	AC49	PMU_PWRBTN_B	Alternate Function
GPIO_SUS10	AB65	SUS_STAT_B	N/A, pull down
GPIO_SUS11	AD63	USB_OCO_B	Alternate Function
GPIO_SUS12	AC58	SPI_CS1_B	Alternate Function
GPIO_SUS13	W51	GBE_EE_DI	Alternate Function
GPIO_SUS14	W60	GBE_EE_DO	Alternate Function
GPIO_SUS15	T50	GBE_EE_SK	Alternate Function
GPIO_SUS16	R59	GBE_EE_CS	Alternate Function
GPIO_SUS17	T58	GBE_SDPO_0	CPLD_INT_L
GPIO_SUS18	T48	GBE_SDPO_1	CPLD2_INT_L
GPIO_SUS19	P46	GBE_LED0	N/A, pull down
GPIO_SUS20	W50	GBE_LED1	N/A, pull down
GPIO_SUS21	P48	GBE_LED2	N/A, pull down
GPIO_SUS22	R58	GBE_LED3	N/A, pull down
GPIO_SUS23	V63	GBE_WOL	N/A, pull down
GPIO_SUS24	W56	GBE_MDIO0_I2C_CLK	MDIO0_CLK
GPIO_SUS25	W59	GBE_MDIO0_I2C_DATA	MDIO0_DATA
GPIO_SUS26	Y54	GBE_MDIO1_I2C_CLK	ALTA_CPLD_TDO
GPIO_SUS27	Y53	GBE_MDIO1_I2C_DATA	ALTA_CPLD_TMS





Board assignments





BD_ID_2	BD_ID_1	BD_ID_0	Board Type
0	0	0	Lyon Peak SV
0	0	1	Lyon Peak BDV
0	1	0	Lyon Peak PPV
1	0	0	Mohon Peak
1	0	1	Intel Project 2
1	1	0	Tiger Cove


BLANK PAGE





























H = 5.2mm






Port 80 Debug Header
Use I²C bus to connector HW debug board






SPI CI Flash





SPI KGI Flash










CPU Heatsink

































$$1.8 = 0.8 * (1 + 3.57 / 2.87)$$

V1P8@200mA




$$1.5 = 0.8 * (1 + 4.12 / 4.75)$$

V1P5A@300mA for FPGA



$$1.5 = 0.8 * (1 + 4.12 / 4.75)$$

V1P35@200mA for SOC



$$1.35 = 0.8 * (1 + 2.87 / 4.12)$$

Sequence
 1. V5A / V3P3A
 2. V1P5A
 3. V1P0
 4. V1P1 / VDDQ/VTT...else power

