

### Table of Contents

1	Table	11	CPU_MEMORY
2	History	12	CPU_Local Bus
3	Block Diagram	13	CPU_USB & NAND FLASH
4	Power Tree	14	CPU_NOR FLASH
5	Clock Tree	15	CPU_ETHERNET & Reset
6	Reset Tree	16	CPU_GND & NC
7	Power_3.3V & 0.75V	17	CPU_PCIE
8	Power_1V & 1.5V	18	CPU_B2B CONNECTOR
9	CPU_MISC		
10	CPU_Power		

This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.



**Accton Inc.**

**Making Partnership Work**

Model Name		Rev
<b>ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO</b>		<b>R02</b>
Size	Page Name	Engineer
C	Table	<b>Jummy Huang</b>
Date:	Sheet 1 of 18	

# History


SCH Version	Date	Description
E1A	2013/03/21	Initial Version

This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.




**Accton Inc.**  
Making Partnership Work

Model Name		Rev
<b>ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO</b>		<b>R02</b>
Size	Page Name	Engineer
<b>C</b>	<b>History</b>	<b>Jummy Huang</b>
Date:	Sheet 2 of 18	




This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.



This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.


**Accton Inc.**  
Making Partnership Work

Model Name	ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO	Rev	R02
Page Name	Power Tree	Engineer	Jummy Huang
Sheet	4	of	18



This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.




		<b>Accton Inc.</b>	
Making Partnership Work			
Model Name	<b>ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO</b>	Rev	<b>R02</b>
Size	C	Page Name	<b>Clock Tree</b>
Date		Engineer	<b>Jummy Huang</b>
		Sheet	5 of 18



This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.

Power Up Sequency

1. Bring up OVDD, LVDD, BVDD, CVDD, and USB\_VDD\_3P3. << 3.3V
2. Bring up VDD\_CA\_CB\_PL, SVDD, AVDD, and USB\_VDD\_1P0. << 1.0V
3. Bring up GVDD(DDR) and XVDD. << 1.5V



## 2.2 Power Up Sequencing



The device requires that its power rails be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

1. Bring up OV<sub>DD</sub>, LV<sub>DD</sub>, BV<sub>DD</sub>, CV<sub>DD</sub>, and USB\_V<sub>DD</sub>\_3P3. Drive POV<sub>DD</sub> = GND.
  - PORESET input must be driven asserted and held during this step.
  - IO\_VSEL inputs must be driven during this step and held stable during normal operation.
  - USB\_V<sub>DD</sub>\_3P3 rise time (10% to 90%) has a minimum of 350 μs.
2. Bring up V<sub>DD</sub>\_CA\_CB\_PL, SV<sub>DD</sub>, AV<sub>DD</sub> (cores, platform, SerDes) and USB\_V<sub>DD</sub>\_1P0. V<sub>DD</sub>\_CA\_CB\_PL and USB\_V<sub>DD</sub>\_1P0 must be ramped up simultaneously.
3. Bring up GV<sub>DD</sub> (DDR) and XV<sub>DD</sub>.
4. Negate PORESET input as long as the required assertion/hold time has been met per Table 16.

This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.

**Accton Inc.**  
Making Partnership Work

Model Name	ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO	Rev	R02
Page Name	Power_3.3V & 0.75V	Engineer	Jummy Huang
Date		Sheet	7 of 18



This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.

**Accton Inc.**  
 Making Partnership Work



Model Name	ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO	Rev	R02
Page Name	POWER 1V & 1.5	Engineer	Jimmy Huang
Date		Sheet	8 of 18

LVDD : eTSEC1,2,3; Ethernet Management; 1588  
 0: 3.3V <<  
 1: 2.5V



BVDD[0:1] : Local Bus, GPIO[8:15]  
 00: 3.3V  
 01: 2.5V  
 10: 1.8V  
 11: 3.3V <<

CVDD[0:1] : USB, eSDHC, SPI  
 00: 3.3V  
 01: 2.5V  
 10: 1.8V  
 11: 3.3V <<



IO\_VSEL[4:0] = 00000  
 ==>BVDD: 3.3V, CVDD: 3.3V, LVDD: 3.3V




Temp Sensor I2C1ADDRESS:  
 "0011000" = 18H




RTC I2C1ADDRESS:  
 "1101000" = 68H




# JTAG




VDD1V0



### VDD1V0 Core and Platform




- AVDD\_CORE  
Core PLL1/2 Supply
- AVDD\_DDR  
DDR PLL Supply
- AVDD\_PLAT  
Platform PLL Supply




- AVDD\_SRDS1  
SerDes PLL Supply
- AVDD\_SRDS2



### SVDD Core Power for SerDes Transceivers




### DDR3 DRAM I/O Voltage





- BVDD 3.3V  
eLBC IO / GPIO
- CVDD 3.3V  
eSPI/eSDHC/GPIO

### XVDD Pad Power for SerDes Transceivers & PCI Express



- OVDD 3.3V  
DUART / Sys CTRL and Power MGMT / I2C / JTAG
- IO MISC POWER
- BVDD 3.3V  
eLBC IO / GPIO
- CVDD 3.3V  
eSPI/eSDHC/GPIO
- LVDD 3.3V  
eTSEC












This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.





**Accton Inc.**  
 Making Partnership Work

Model Name: **ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO** Rev: **R02**



Size: **C** Page Name: **CPU MEMORY** Engineer: **Jummy Huang**

Date: \_\_\_\_\_ Sheet: **11** of **18**





11400000069A ?!MODULE UGB90UMH200T1-ACT-00 eUSB FLASH 2GB UNIGEN



Horizontal Type Left side

Table 2-2: 10 pin USB Connector Pin Assignments and Description

Pin No.	Signal	Signal Types	Function
1	VCC	PWR	Input Power
3	D-	I/O	Differential Signal
5	D+	I/O	Differential Signal
7	VSS	GND	Ground
9			Key
2,4,6,8		NC	No Connect
10	LED	I/O	Activity

This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.


**Accton Inc.**  
Making Partnership Work

Model Name: **ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO** Rev: **R02**


Page Name: **CPU USB & NAND Flash** Engineer: **Jummy Huang**

Date: \_\_\_\_\_ Sheet: 13 of 18

# NOR Flash



Heak Hink for P2041 (U1)  
50mm x 50mm x 14mm



This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.

**Accton Inc.**  
Making Partnership Work

Model Name	ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO	Rev	R02
Page Name	NOR Flash	Engineer	Jummy Huang
Date:		Sheet	14 of 18






Figure 4-22. Power-On Reset Sequence

Table 16. RESET Initialization Timing Specifications

Parameter	Min	Max	Unit <sup>1</sup>	Note
Required assertion time of PORESET	1	—	ms	3
Required input assertion time of HRESET	32	—	SYCLKs	1, 2
Input setup time for POR configs with respect to negation of PORESET	4	—	SYCLKs	1
Input hold time for all POR configs with respect to negation of PORESET	2	—	SYCLKs	1
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of PORESET	—	5	SYCLKs	1









- Note:**
1. SYSCLK is the primary clock input for the device.
  2. The device asserts HRESET as an output when PORESET is asserted to initiate the power-on reset process. The device releases HRESET sometime after PORESET is negated. The exact sequencing of HRESET negation is documented in Section 4.4.1, "Power-On Reset Sequence," in the chip reference manual.
  3. PORESET must be driven asserted before the core and platform power supplies are powered up. Refer to Section 2.2, "Power Up Sequencing."



This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.

**Accton Inc.**  
Making Partnership Work

Model Name	ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO	Rev	R02
Page Name	Ethernet & Reset	Engineer	Jummy Huang
Date:		Sheet	15 of 18



This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.

**Accton Inc.**  
Making Partnership Work



Model Name: **ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO** Rev: **R02**

Page Name: **Ground & NC** Engineer: **Jummy Huang**

Date: \_\_\_\_\_ Sheet: **16** of **18**

Table 4. P2040/P2041 SerDes lane multiplexing/configuration (continued)

SRDS_PRTCL	Bank 1				Bank 2					
	C	D	E	F	G	H	A	B	C	D
0x14	SGMII1 (1.25G)	SGMII2 (1.25G)	PCIe2 (5/2.5G)		sRIO1 (5/2.5G)		Debug (5/3.125/2.5G) <sup>1</sup>	SGMII5 (1.25G or 3.125G) <sup>1</sup>	SGMII3 (1.25G or 3.125G) <sup>1</sup>	SGMII4 (1.25G or 3.125G) <sup>1</sup>
0x15	SGMII1 (1.25G)	SGMII2 (1.25G)	PCIe2 (5/2.5G)	sRIO2 (5/2.5G)	sRIO1 (5/2.5G)				SATA1 (3/1.5G)	SATA2 (3/1.5G)
0x16	PCIe1 (5/2.5G)	PCIe3 (5/2.5G)	PCIe2 (5/2.5G)		SGMII3 (1.25G)	SGMII4 (1.25G)			SATA1 (3/1.5G)	SATA2 (3/1.5G)
0x17	PCIe1 (5/2.5G)	PCIe3 (5/2.5G)	PCIe2 (5/2.5G)		SGMII3 (1.25G)	SGMII4 (1.25G)	XAUI 10GEC (P2041 only, P2040 does not support 10 GEC)			
0x18	PCIe1 (5/2.5G)	PCIe3 (5/2.5G)	sRIO2 (5/2.5G)		SGMII3 (1.25G)	SGMII4 (1.25G)			SATA1 (3/1.5G)	SATA2 (3/1.5G)



S1	S0	CLK (MHz)	SS1	SS0	Spread
0	0	25	0	0	Center +/- 0.25
0	1	100	0	1	Down -0.5
1	0	125	1	0	Down -0.75
1	1	200	1	1	No Spread

This document and the technical data disclosed are proprietary to Accton Tech. Corp. and shall not be duplicated, used, released, or disclosed without expressed written permission.

**Accton Inc.**  
Making Partnership Work

Model Name	ES56A4BT-FLF-ZZ/ES5696BT-FLF-AO	Rev	R02
Page Name	PCIE	Engineer	Jummy Huang
Date		Sheet	17 of 18

