


Revision History		Date	Page Descriptions
0.1			01. Root
0.2	1. Change U3 from MS08 packet to SO8 packet. 2. Add Resister R7708,R7709,R7710,R7711		02. BLOCK_DIAGRAM 03. Power Consumption 04. CPU CONN 05. BCM88375_Management 06. BCM88375_Clocks 07. BCM88375_DDR5_AB 08. BCM88375_DDR5_CD 09. BCM88375_DDR5_EF 10. BCM88375_DDR5_GH 11. BCM88375_SDRAM_PWR 12. BCM88375_FAB_NIFE 13. BCM88375_NIF 14. BCM88375_PWR_FAB_NIF 15. BCM88375_PWR_VDDC_DDR 16. BCM88375_PWR_DECOUP1 17. BCM88375_PWR_DECOUP2 18. BCM88375_PWR_DECOUP3 19. BCM88375_PWR_DECOUP4 20. BCM88375_GND 21. USB [Type A] 22. Reserved 23. Reserved 24. RANCN_TMP75_EEPROM 25. PSU [CONN & HotSwap] 26. PWR_1V0 27. PWR_1V35_DDRVTT 28. PWR_3V3 29. PWR_1V25_0V9_1V2 30. PWR_5V_AVS_1V 31. PWR_0V9 32. PWR_1V8_VDDA_0V9 33. CLK_1 [25MHz & 100MHz] 34. CLK_2 [100MHz & 156.25MHz] 35. CPLD_SYS_QSFP+ 36. CPLD_SFP+_LED_I2C 37. CPLD_SFP+_Control 38. LED Decode & Array ILKN A 39. LED Decode & Array ILKN B&C 40. SFP+_QSFP_I2C 41. 100G_QSFP+ 42. 10G_SFP+ 43. 10G_SFP+ 44. 10G_SFP+ 45. 10G_SFP+ 46. KBP1_Configuration_Serdes 47. KBP1_Power decoupling 48. KBP1_Power_GND 49. KBP2_Configuration_Serdes 50. KBP2_Power decoupling 51. KBP2_Power_GND 52. CLK [SyncE / 1588] 53. CLK [OCXO]

Note:

- 1.All of resistors are 5%, 0603 SMD except other specified description.
- 2.All of capacitors are 50V except other specified description.
- 3.All of aluminous capacitors are 105 degree C except other specified description.
4. # for LOW active signals(name#)


SCHEMATICS OF	FILE NAME	DRAWN	DESIGNED	CHECKED	APPROVED	DELTA ELECTRONICS, INC.
ET-7648BCRC-R	ET-7648BFRB_MB	SAMUEL.FU	SAMUEL.FU	SAMUEL.FU	COOPER.LEE	<div>Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.</div> <div> <div>File</div> <div>01. Root</div> <div>Size</div> <div>C</div> <div>Document Number</div> <div>1ADSS-0XXXXX</div> <div>Rev</div> <div>0.1</div> <div>Date</div> <div>Thursday, May 17, 2018</div> <div>Sheet</div> <div>1</div> <div>of</div> <div>53</div> </div>

Power Comsumption:






02. BLOCK DIAGRAM			
Document Number	1ADSS-0XXXXX		Rev 0.
Date:	Thursday, May 17, 2018	Sheet 2	of 53

Power Sequence:



Clock Tree:





Title			
04. CPU CONN			
Size	Document Number	Rev	
C	1ADSS-0XXXXX	0	
Date:	Thursday, May 17, 2018	Sheet	4 of 53

The CLOCK25 is a CMOS 3.3V input. The required voltage levels are specified in Table 16: "DC Specifications for CMOS 3.3V I/O," on page 123.

Parameters	Symbol	Conditions	Min	Typ	Max	Unit
Reference Clock Frequency	F_{REF}	—	—	25	—	MHz
Reference Clock Accuracy	ACC_{REF}	—	-100	—	+100	ppm
Duty Cycle	F_{DC}	—	40	—	90	%
Rise/Fall time	$T_{R/F}$	20%–80%	—	—	4.0	ns
Input peak-to-peak jitter	J_N	—	—	—	100	ps

The Core PLL and UC PLL use the same type of LCPLL and share the same clock requirements. Table 42 lists the specifications of the Core/UC reference clocks.

Parameter	Symbol	Min	Typ	Max	Unit
Reference clock frequency	f_{REF}	—	25	—	MHz
Reference clock accuracy ^a	Δf_{REF}	-25	—	+25	PPM
Duty Cycle	F_{DC}	40	—	60	%
Input differential swing ^b	$V_{IN,DIFF}$	500	—	2000	mVpp
Differential input termination	R_{TSDM}	—	100	—	Ω
Rise/fall time (10%–90%)	T_{RI} / T_{RF}	—	—	1	nsec/psd
Input jitter (RMS) ^c	J_{IN}	—	—	1	psec

There are eight DRAM interfaces. Each DRAM interface is composed of 32 data bits and supports DDR4 and GDDR5. There are four DRAM reference clocks—one clock for every two interfaces. This reference clock drives the DRAM internal PLL, which generates the required frequency to match the interface data rate. All four DRAM reference clocks share the same requirements. Table 44 lists the specifications of the DRAM reference clock.

Parameter	Symbol	Min	Typ	Max	Unit
Reference Clock frequency	F_{REF}	-	100	-	MHz
Reference clock accuracy	ΔC_{REF}	-100	-	+100	PPM
Duty Cycle	F_{DC}	40	-	80	%
Input differential swing ^a	$V_{IN,DIFF}$	800	-	1600	mVppd
Rise/fall time (10% - 90%)	$T_{R/F}$	-	0.1	0.2	nsec
Input Jitter (RMS) ^b	J_{IN}	-	-	1	psec

All SerDes use the same type of LCPLL and share the same clock requirements. Table 45 lists the specifications of the SerDes (Fabric, NIF, NIFe) LCPLL reference clock.


Parameter	Symbol	Min	Typ	Max	Unit
Reference Clock frequency	F _{REF}	–	125/156.25	160	MHz
Reference clock accuracy	ACC _{REF}	–25	–	+25	PPM
Duty Cycle	F _{DC}	40	–	60	%
Input differential swing ^a	V _{IN,DIFF}	500	–	2000	mVppd
Differential input termination	R _{TERM}	–	100	–	Ω
Rise/fall time (10% - 90%)	T _{TR}	–	–	1 ^b	nsec/Vppd
Input Jitter (RMS) ^c	J _{IN}	–	–	0.3	psec

Table 43 lists the specifications of the TS PLL reference clock.


Parameter	Symbol	Min	Typ	Max	Unit
Reference Clock frequency	F_{REF} ^a	–	25	–	MHz
Reference clock accuracy	ΔC_{REF}	–100	–	+100	PPM
Duty Cycle	F_{DC}	40	–	60	%
Input differential swing ^b	$V_{IN,DIFF}$	500	–	2000	mVppd
Differential input termination	R_{TSM}	–	100	–	Ω
Risefall time (10%–90%)	T_R / T_F	–	–	t^b	nsec/vppd
Input Jitter (RMS) ^c	J_{IN}	–	–	30	psec

Table 40 lists the specifications of the PCIe PLL reference clock.


Parameter	Symbol	Min	Typ	Max	Unit
Reference clock frequency	f_{REF}	—	100	—	MHz
Reference clock offset	ΔC_{REF}	-300	—	+300	PPM
Reference duty cycle	D_{CLK}	40	—	60	%
Reference clock Common Mode	$V_{CM,CLK}$	—	0.5	—	V
Input differential swing ¹	$V_{IN,DIFF}$	300	—	600	mV _{pp}
Rise/fall time (20% – 80%)	$t_{R/F}$	—	500	—	ns
Reference clock jitter (RMS) ²	J_{IN}	—	3	—	ps _{RMS}
Reference clock jitter (RMS) ³	J_{IN}	—	3.1	—	ps _{RMS}




#B





#D







#G





1ADFS-020018 REV:01

BCM88370 SDRAM G&H



#H



DELTA ELECTRONICS, INC.


Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

File 10_BCM88375_DDR5_6H

Size C Document Number 1ADSS-0XXXXX Rev 0.1

Date: Thursday, May 17, 2018 Sheet 10 of 53

-- DRAMs VDD --



-- DRAMs VDDQ --



DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.


File		
11. BCM88375_SDRAM_PWR		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 11 of 53



DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.


Title		
12. BCM88375_FAB_NIFE		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 12 of 53

CONFIDENTIAL





Rev 0.2



DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

Title		
15. BCM88375_PWR_VDDC_DDR		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 15 of 53

BCM88375 CORE 1V0

45 x 10nF

28 x 22nF

20 x 47nF

~~16 x 100nF~~

16 x 0.22uF

8 x 0.47uF

8 x 1uF


8 x 4.7uF






BCM88375 1V35 GDDR5 VDDO


BCM88375 1VD DDR PHY VDDC

DDR_VDDC 24 power pins
5.6A, Max Current 700mA per BCM88375 I/F




BCM88375 TVDD1P25







USB TypeA (HOST)



USB Board



BCM88375 heatsink

NL88659 heatsink

IR3555 heatsink



DELTA Confidential

DELTA ELECTRONICS, INC.		
Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.		
Title 22. Reserved		
Size C	Document Number 1ADSS-0XXXXX	Rev 0.1
Date: Thursday, May 17, 2018	Sheet 22 of 53	


DELTA Confidential

DELTA ELECTRONICS, INC.		
<small>Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.</small>		
Title 23. Reserved		
Size C	Document Number 1ADSS-0XXXXX	Rev 0.1
Date Thursday, May 17, 2018	Sheet 23	of 53


FAN Connector





Temperature



EEPROM



SYS LED








DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

24_FANCN_TMP75_EEPROM		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 24 of 53

PSU2 Board to Board PWR connect

PSU1 Board to Board PWR connect




DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.


Title		
25. PSU [CONN & HotSwap]		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 25 of 53

Core Power 1.0V




Vout	VID0	VID1	VID2	VID3	VID4	VID5	VID6	VID7
1.04375	1	1	0	1	1	0	1	0
1	0	1	0	0	0	1	1	0
0.95	0	1	0	1	0	1	1	0

VCC_1V@ MAX:100A




Vout	VID0	VID1	VID2	VID3	VID4	VID5	VID6	VID7
1.04375	1	1	0	1	1	0	1	0
1	0	1	0	0	0	1	1	0
0.95	0	1	0	1	0	1	1	0

GDDR5 1.35V



PWM Frequency	300KHz
MAX Current	17.185A
OCF	30A
Output Voltage	1.35V
VFB	0.6V

VDDS_0V9



PWM Frequency	500KHz
MAX Current	15A
OCF	
Output Voltage	0.9V
VFB	



DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

File	27_PWR 1V35_DBRVTT		
Size	Document Number	1ADSS-0XXXXX	Rev 0.1
Date	Thursday, May 17, 2018	Sheet 27 of 53	

-- For All Chip I/Os VCC 3.3V --


A: for SFP port 1~32
B: for SFP port 33~48 & QSFP & system all 3V3



DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.


Title		
28_PWR 3V3		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 28 of 53

TVDD1P25 1.25V

Enable	active H
PG	active H

PWM Frequency	500KHz
MAX Current	1.54A
OCP	7.6A
Output Voltage	1V25
VFB	0.6V

VCC 1.2V




Enable	active H
PG	active H

PWM Frequency	
MAX Current	0.46A
OCF	4.2A
Output Voltage	1.2V
VFB	0.8V

3.3V to 1.2V


$$V_o = 0.800 \cdot (20K + 10K) / 20K = 1.2$$

-- USB 5.0V --



PWM Frequency	500KHz
MAX Current	1.94A
OCF	7.6A
Output Voltage	5V
VFB	0.6V

VCCTR_1V




PWM Frequency	500KHz
MAX Current	20.1A
OCF	41A
Output Voltage	1V
VFB	0.6V

DELTA ELECTRONICS, INC.


Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

File	30_PWR 5V_AV5_1V
Size	Document Number
C	1ADSS-0XXXXX
Date	Thursday, May 17, 2018
Sheet	30 of 53
Rev	0.1

KBP 0V9



VDD_0V9@ MAX:112A



DELTA ELECTRONICS, INC.


31. PWR 0V9

1ADSS-000000

Thursday, May 17, 2018


Sheet 31 of 31

VCC_1V8



VDDA_0V9

For VDDA&VTT&VDDV1,2




DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

File		
32_PWR 1V8_VDDA_0V9		
Size		
Document Number		
1ADSS-0XXXXX		
Rev		
0.1		
Date	Thursday, May 17, 2018	Sheet 32 of 53


-- System & CPLD single-end 25M clock --

The changes after reviewed




-- 25MHz Differential Clock for BCM88375 Core Clock --

-- 100MHz Differential Clock for BCM88375 SDRAM Clock --



-- 100MHz Differential Clock for PCIe Clock --




DELTA ELECTRONICS, INC.


Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.





Title		33.CLK_1 [25MHz & 100MHz]
Size	Document Number	1ADSS-0XXXXX
C		Rev 0.1
Date	Thursday, May 17, 2018	Sheet 33 of 53

```
-- 156.25MHz Differential Clock for NIF/NIFE --
```








```
-- 150MHz Differential Clock for NL CORE CLK --
```





DELTA ELECTRONICS, INC.			
Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, stored, or incorporated into other works in any form without explicit written permission.			
Title 35_CPLD_SYS_QSFP+			
Size D	Document Number 1ADSS-0XXXXX	Rev 0.1	





DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

Title		
38. LED Decode & Array ILKN A		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 38 of 53





DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.













File		
39_LED Decode & Array ILKN B&C		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 30 of 53

SMB1_SEG3 I2C BUS for zQSFP+ CAGE

DESIGN NOTE !!!
All I2C addresses are set as 7-bit































SMB1_SEG4 I2C BUS for SFP+ CAGE



DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

File		
40. SFP+ QSFP I2C		
Size	Document Number	Rev
C	1ADSS-0XXXXX	0.1
Date:	Thursday, May 17, 2018	Sheet 40 of 53



QSPF+ cage
Molex partnumber + Allbest footprint
It should be connected when thermal image is solved






Figure 1 - Application Reference Model

DELTA ELECTRONICS, INC.


Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be disclosed, reproduced, copied, altered or incorporated into other work in any form without explicit written permission.

41.1006.QSPF+
1ADSS-000000

Rev: Thursday, May 17, 2018 Page: 41 of 51




Parameter	Rate	Conditions
RSD	Low	Rx signal rate less than or equal to 1.5Gbd
	High	Rx signal rate greater than 1.5Gbd
RS	Low	Tx signal rate less than or equal to 1.5Gbd
	High	Tx signal rate greater than 1.5Gbd








DELTA ELECTRONICS, INC.

Confidentiality Statement: This page header, together with all other information on this page, is the property of Delta Electronics, Inc. and may not be disclosed, reproduced, copied, stored, or incorporated into other works in any form without explicit written permission.

43.106_SFP+
 1ADSS-000000
 Thursday, May 17, 2018 10:00 AM





Parameter	State	Conditions
RSD	Low	Rx signaling rate less than or equal to 4.25Gb/s
	High	Rx signaling rate greater than 4.25Gb/s
RS1	Low	Rx signaling rate less than or equal to 4.25Gb/s
	High	Rx signaling rate greater than 4.25Gb/s

DELTA ELECTRONICS, INC.

Confidentiality Statement: This page, in whole or in part, is the property of Delta Electronics, Inc. and may not be distributed, reproduced, copied, altered, or incorporated into other works in any form without written permission.

45_106_SFPs
 D 1ADSS-000000
 Date: Thursday, May 17, 2018 Page: 65 of 81

34 KBP1_CORECLK_P KBP1_CORECLK_C_P C15 0.1uF 16V KBP1_CORECLK_C_P U29
34 KBP1_CORECLK_N KBP1_CORECLK_C_N V29 CORECLK_P
34 KBP1_RCLK_P KBP1_RCLK_C_P U30 RCLK_P
34 KBP1_RCLK_N KBP1_RCLK_C_N V30 RCLK_N
34 KBP1_CASCLK_P KBP1_CASCLK_C_P U31 CASCLK_P
34 KBP1_CASCLK_N KBP1_CASCLK_C_N V31 CASCLK_N

KBP1_CORECLK_C_P R696 NC 100 KBP1_CORECLK_C_N
KBP1_RCLK_C_P R697 NC 100 KBP1_RCLK_C_N
KBP1_CASCLK_C_P R698 NC 100 KBP1_CASCLK_C_N













Table 360: Reference Clock Specifications					
Name	Description	Min.	Nom.	Max.	Units
f _{REF}	Reference clock frequency	-	156.25	-	MHz
f _{TOL}	Reference clock frequency tolerance	-100	-	100	ppm
t _{R,REF} , t _{F,REF}	Reference clock 20% - 80% rise/fall time	-	-	800	ps
R _{DUTY,CYC}	Reference clock duty cycle	-10	-	+10	%
V _{SW,REF}	Reference clock voltage swing (differential, peak-to-peak)	0.4	-	1.5	V
BRF	Reference clock integrated phase noise ^a	-	-	1	PSRRMS

a. For RCLK and CASCLK only. For CORECLK, f_{REF}-MIN = 75 MHz and f_{REF}-MAX = 600 MHz.
b. Integrated from 12 kHz to 20 MHz

Table 20: Clock, Configuration, and Reset Pin Descriptions					
Parameter	Symbol	Type	No. Pins	Description	
Core Frequency Mode Select	CMSEL[2:0]	I	3	Determines core frequency operating mode of PLLs. These are static signals which are used to select the core operating frequency mode for the on-chip PLL. This field is encoded as follows: CMSEL[2:0] = 001 = Core clock is equal to CORECLK. CMSEL[2:0] = 3b100 = Core clock is equal to 2x CORECLK. CMSEL[2:0] = 3b101 = Core clock is equal to 4x CORECLK. CMSEL[2:0] = 3b110 = PLL Bypass Mode (Debug Only). All other combinations are reserved. Connection to these input pins is required. These pins do not have on-chip termination (ODT).	

MDC MDIO
Need 1.8V device or Level shift





DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into any work in any form without explicit written permission.			
46. KBP1 Configuration_Serdes			
File	Document Number	1ADSS-0XXXXX	Rev 0.1
Size	C		
Date	Thursday, May 17, 2018	Sheet	46 of 53



[illegible][illegible][illegible][illegible]



MDC MDIO
Need 1.8V device or Level shift





Table 360: Reference Clock Specifications

Name	Description	Min.	Nom.	Max.	Units
f _{REF}	Reference clock frequency	-	156.25	-	MHz
f _{TOL}	Reference clock frequency tolerance	-100	-	100	ppm
t _{R,REF} , t _{F,REF}	Reference clock 20% - 80% rise/fall time	-	-	800	ps
Ref _{DutyCyc}	Reference clock duty cycle	-10	-	+10	%
V _{SW,REF}	Reference clock voltage swing (differential, peak-to-peak)	0.4	-	1.6	V
θ _{REF}	Reference clock integrated phase noise ^b	-	-	1	ppm

a. For RCLK and CASCLK only. For CORECLK, f_{REF-MIN} = 75 MHz and f_{REF-MAX} = 600 MHz.
b. Integrated from 12 kHz to 20 MHz

Table 20: Clock, Configuration, and Reset Pin Descriptions

Parameter	Symbol	Type	No. Pins	Description
Core Frequency Mode Select	CMSEL[2:0]	I	3	Determines core frequency operating mode of PLLs. These are static signals which are used to select the core operating frequency mode for the on-chip PLL. This field is encoded as follows: CMSEL[2:0] = 3b011 = Core clock is equal to CORECLK. CMSEL[2:0] = 3b101 = Core clock is equal to 2x CORECLK. CMSEL[2:0] = 3b110 = Core clock is equal to 4x CORECLK. CMSEL[2:0] = 3b111 = PLL Bypass Mode (Debug Only). All other combinations are reserved. Connection to these input pins is required. These pins do not have On Die Termination (ODT).



[illegible][illegible][illegible][illegible]

Table 46: Differential Reference Clock Characteristics

Description	Symbol	Min	Max	Units	Notes
Input clock frequency	ICLK	156.25		MHz	-
Input clock accuracy	-	-100	100	ppm	-
Input clock duty cycle	DCrefclk	0.4	0.6	tCK	-
Input clock differential slow rate	SRrefclk	1.0	-	V/ns	1
Input clock common voltage	VCKrefclk	See note #5		V	5
Input resistance	RIN	80	120	Ohm	-
Input clock differential voltage (peak-to-peak)	VDIFFrefclk	600	-	mV	-
Input clock single-ended voltage	VSErefclk	-0.3	AVDD + 0.3	V	-
RAMS phase jitter	UIRAMS	-	1.0	ps	2
Broadband jitter (JBRMS)	UIBRMS	-	5.0	ps	3

Notes:

General Comment: ICLK = 1/ICLK

1. Differential Slow-Rate defined from -200 mV to +200 mV.


2. Defined from 12 kHz to 20 MHz.

3. For example, the peak-to-peak random jitter, with less than 1e-12 probability of being exceeded, is 14.07 times UIBRMS.

4. To limit the high frequency jitter content, Marvell recommends that

the JBRMS jitter above 20 MHz does not exceed 1 ps.

5. This input is biased internally and should be AC coupled externally.



DELTA ELECTRONICS, INC.

Confidentiality Statement: The pages herein, together and individually are the sole property and product of Delta Electronics, Inc. and may not be distributed, reproduced, copied, shared, or incorporated into other work in any form without explicit written permission.

File		53_CLK_1 [25MHz & 100MHz]	Rev 0.1
Size	Document Number	1ADSS-0XXXXX	
Date	Thursday, May 17, 2018	Sheet	53 of 53