


M.2 SSD adapter board (Ava)

PCB REV: A
PCBA REV: A2A
SCH Rev: 0.10
LAST UPDATE: 20170712

INDEX

- 1 Cover Page
- 2 Page Index
- 3 Block Diagram
- 4 Power Map
- 5 Gold Finger
- 6 M.2 SSD Slot0/1
- 7 M.2 SSD Slot2/3
- 8 Clock Buffer
- 9 SMBus MUX
- 10 GPIO Expander for PWR
- 11 PWR G0_G3
- 12 GPIO Expander for LED
- 13 LED Circuit1
- 14 LED Circuit2
- 15 PCIE SSD Reset Circuit
- 16 Thermal Sensor
- 17 POWER MONITOR
- 18 VR P3V3 SSD
- 19 P1V8
- 20 Dummy Symbol
- 21 Loss Coupon
- 22 SCREW HOLE

PCIE X 16 GOLD FINGER



PCIE X 16 GOLD FINGER

P3V3_AUX

$I_{cc(max)} = 0.2A$

SMBus MUX 0.15mA

EEPROM 1mA

Real Temp Sensor X 2 0.82mA

Power Monitor 1mA

P1V8 51.5mA

Clock Buffer 120mA

P12_PCIE

$I_{cc(max)} = 5.5A$

V.R

P3V3_SSD



$I_{cc(max)} = 4.5A * 4 = 18A$

LOAD SWITCH

P3V3_SSD*_PWR

M.2 SSD 0-3


$I_{cc(max)} = 4.5A$ (per SSD)




2-slot wiser

lower x8 Slot	1x8	2x4	Same as today, x8
SLOT_PRSTNT_N_2_1	1	0	Other combination
SLOT_PRSTNT_N_2_2	0	1	Other combination
upper x16 Slot	1x16	2x8	Same as today, x16
SLOT_PRSTNT_N_2_3	1	1	Other combination
SLOT_PRSTNT_N_2_4	1	0	Other combination
SLOT_PRSTNT_N_2_5	0	1	Other combination


SSD0 M.2




SSD1 M.2




Place caps close to J1 power pins



PLACE CLOSE TO PINS 12,14,16,18




PLACE CLOSE TO PINS 2&4




Place caps close to J2 power pins


PLACE CLOSE TO PINS 70,72,74




PLACE CLOSE TO PINS 12,14,16,18




PLACE CLOSE TO PINS 2&4



SSD2 M.2




SSD3 M.2




Place caps close to J3 power pins


PLACE CLOSE TO PINS 70,72,74



PLACE CLOSE TO PINS 12,14,16,18




PLACE CLOSE TO PINS 2&4




Place caps close to J4 power pins


PLACE CLOSE TO PINS 70,72,74



PLACE CLOSE TO PINS 12,14,16,18




PLACE CLOSE TO PINS 2&4



PLL Operating Mode Readback Table

BYP#	LOBW	HIBW	MODE	Byte0, bit 3	Byte 0 bit 1
Low			Bypass	0	0
Mid			PLL 100M Hi BW	1	0
High			PLL 100M Low BW	0	1



Clock Buffer

PCA9846 Address Define

1	X	1	X	X	X	X	R/W
---	---	---	---	---	---	---	-----

X = programmable by hardware

PCA9846 Address Define

1	X	1	X	X	X	X	R/W
---	---	---	---	---	---	---	-----

X = programmable by hardware

PCA9846 Address Define


1	X	1	X	X	X	X	R/W
---	---	---	---	---	---	---	-----

X = programmable by hardware

PCA9846 Address Define

1	X	1	X	X	X	X	R/W
---	---	---	---	---	---	---	-----


X = programmable by hardware



PCA9846 Address Define

1	X	1	X	X	X	X	R/W
---	---	---	---	---	---	---	-----

X = programmable by hardware



PCA9846 Address Define

1	X	1	X	X	X	X	R/W
---	---	---	---	---	---	---	-----

X = programmable by hardware

PCA9846 Address Define

1	X	1	X	X	X	X	R/W
---	---	---	---	---	---	---	-----

X = programmable by hardware

PCA9534PW Address Define


0	1	0	0	A2	A1	A0
---	---	---	---	----	----	----

Fixed

Riser Address Setting


0	1	0	0	0	0	0
---	---	---	---	---	---	---

Fix on riser card




I2C Address: 0x40 (8bit)


PWR for SSD0




PWR for SSD1



PWR for SSD2



PWR for SSD3



PWR G0 G3


PCA9534PW Address Define

0 1 0 0 A2 A1 A0
Fixed

Riser Address Setting



0 1 0 0 0 0 1
Fix on riser card

5,8,9,10,16,17 SMB_PCIESLOT_CLK
5,8,9,10,16,17 SMB_PCIESLOT_DAT





I2C Address: 0x42 (8bit)

LED for SSD0









LED for SSD1







LED for SSD2


LED for SSD3




PCIE SSD RESET CIRCUIT



Rear Temp Sensor




Front Temp Sensor



A1	A0	SLAVE ADDRESS
GND	GND	1000000
GND	V _{S+}	1000001
GND	SDA	1000010
GND	SCL	1000011
V _{S+}	GND	1000100
V _{S+}	V _{S+}	1000101
V _{S+}	SDA	1000110
V _{S+}	SCL	1000111
SDA	GND	1001000
SDA	V _{S+}	1001001
SDA	SDA	1001010
SDA	SCL	1001011
SCL	GND	1001100
SCL	V _{S+}	1001101
SCL	SDA	1001110
SCL	SCL	1001111


SMBUS ADDRESS: 0x8A (8bit)



P1V8

P1V8 max. current=50mA

EN Rating: 7V max.
EN Threshold: 1.6V min.
EN Design: 3.14V



CAD NOTE: Need more GND shapes by every L

$$V_{nom} = 0.5(1 + R_a/R_b) = 1.805V$$

PCBA_LABEL

DM1
DUMMY_SYMBOL
PCBA_LABEL_15X5

WEEE

DM2
DUMMY_SYMBOL
WEEE

PB-E1

DM3
DUMMY_SYMBOL
PB-E1_SMALL

BARCODE

DM4
DUMMY_SYMBOL
BARCODE_20X6

BARCODE

DM5
DUMMY_SYMBOL
BARCODE_20X6


QUANTA_LOGO_LABEL

DM6
DUMMY_SYMBOL
QUANTA_LOGO_7X26


Laser LABEL


DM7
DUMMY_SYMBOL
LASER_MARK_LABELS_10X10B

5 inch trace



10 inch trace





SCREW HOLE