1 Contents
  1 Contents......................................................................................................................... 2
  2 Overview................................................................................................................................... 4
  2.1 License.................................................................................................................................. 4
  2.2 Background........................................................................................................................ 4
  2.3 New Use Cases..................................................................................................................... 4
  2.4 Major Changes to Form Factor ............................................................................................ 5
  2.5 Major Changes to Electrical Interface................................................................................ 5
    3 Mezzanine Card Form Factor.................................................................................................... 5
  3.1 Primary and Secondary Side Definition............................................................................... 5
  3.2 Mezzanine Card Connectors .................................................................................................. 6
  3.3 Form Factor Definition in Horizontal Plane........................................................................ 7
    3.3.1 Optional Area for Connector B ..................................................................................... 9
    3.3.2 Optional Area for I/O .................................................................................................... 9
    3.3.3 Connector C Area .......................................................................................................... 9
  3.4 Form Factor Vertical Stack Definition................................................................................ 10
  3.5 Implementation Examples ..................................................................................................... 13
    3.5.1 Single/Dual Port SFP+ 10G/SFP28 25G Ethernet Mezzanine Card (Type 1).................. 15
    3.5.2 Dual QSFP+ Port 40G Mezzanine Card (Type 1)............................................................ 15
    3.5.3 Dual QSFP+ Port 40G Mezzanine card (Type 2)........................................................... 15
    3.5.4 Quad SFP+ port 10G Mezzanine card (Type 3).............................................................. 16
    3.5.5 Quad port 10G Base-T Mezzanine Card (Type 3)........................................................ 17
    3.5.6 Single QSFP+ Port Mezzanine card with ASIC on secondary side (Type 5)................ 18
    3.5.7 Dual Port QSFP28 Style A/Style B 50G/100G Mezzanine Card (Type 1).................... 19
    3.5.8 Quad Port 10GBaseT RJ45 KR Mezzanine card with Connector C (Type 2) ............... 20
    3.5.9 Quad Port 10G SFP+ KR Mezzanine card with Connector C (Type 2).......................... 21
  3.6 Port and LED Location.......................................................................................................... 21
    3.6.1 Port and LED location for Single/Dual SFP+/SFP28 Mezzanine card......................... 21
    3.6.2 Port and LED location PCIe/KR QSFP+/QSFP28 Mezzanine card............................ 22
    3.6.3 Port and LED location for 4x KR interfaces via a single QSFP+ cage............................ 22
    3.6.4 Port and LED location for Quad RJ45 Mezzanine card................................................ 23
  3.7 MAC Address label requirement............................................................................................ 24
  3.8 Plastic Insulation Sheet........................................................................................................ 24
    4 Mezzanine Card to Baseboard Electrical Interface............................................................... 25
    4.1 Power Capability and Status on Connector....................................................................... 25
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.2 Pin Definition of Mezzanine Connector</td>
<td>26</td>
</tr>
<tr>
<td>4.2.1 x16 PCIe Mezzanine Card with Connector A and B</td>
<td>26</td>
</tr>
<tr>
<td>4.2.2 16x KR Mezzanine card with Connector A and B</td>
<td>28</td>
</tr>
<tr>
<td>4.2.3 4x KR Mezzanine card with Connector C</td>
<td>30</td>
</tr>
<tr>
<td>4.3 Mezzanine Card Pin Description</td>
<td>31</td>
</tr>
<tr>
<td>4.3.1 MEZZ FRU EEPROM</td>
<td>34</td>
</tr>
<tr>
<td>4.3.2 Baseboard ID</td>
<td>35</td>
</tr>
<tr>
<td>5 Management Interface</td>
<td>37</td>
</tr>
<tr>
<td>5.1 I2C side band</td>
<td>38</td>
</tr>
<tr>
<td>5.2 NC-SI side band</td>
<td>38</td>
</tr>
<tr>
<td>5.3 MAC address of management interface</td>
<td>38</td>
</tr>
<tr>
<td>6 PCIe Mezzanine NIC Data network</td>
<td>39</td>
</tr>
<tr>
<td>6.1 Network Booting</td>
<td>39</td>
</tr>
<tr>
<td>7 Thermal Reporting Interface</td>
<td>39</td>
</tr>
<tr>
<td>7.1 Overview of Thermal Reporting Interface</td>
<td>39</td>
</tr>
<tr>
<td>7.1.1 Emulated Thermal Reporting</td>
<td>39</td>
</tr>
<tr>
<td>7.1.2 Remote on-die sensing</td>
<td>41</td>
</tr>
<tr>
<td>8 Environmental</td>
<td>42</td>
</tr>
<tr>
<td>8.1 Environmental Requirements</td>
<td>42</td>
</tr>
<tr>
<td>8.1.1 Thermal Simulation Boundary Example</td>
<td>42</td>
</tr>
<tr>
<td>8.2 Shock &amp; Vibration</td>
<td>42</td>
</tr>
<tr>
<td>8.3 Regulation</td>
<td>42</td>
</tr>
<tr>
<td>9 Revision History</td>
<td>42</td>
</tr>
</tbody>
</table>
2 Overview

2.1 License
As of April 7, 2011, the following persons or entities have made this Specification available under the Open Web Foundation Final Specification Agreement (OWFa 1.0), which is available at http://www.openwebfoundation.org/legal/the-owf-1-0-agreements/owfa-1-0: Facebook, Inc.

You can review the signed copies of the Open Web Foundation Agreement Version 1.0 for this Specification at http://opencompute.org/licensing/, which may also include additional parties to those listed above.

Your use of this Specification may be subject to other third party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

2.2 Background
The original OCP Mezzanine Card for Intel v2.0 Motherboard specification have been developed mainly to serve the use case of Single and Dual port 10G Ethernet card. Adoption of this specification has been seen in OCP community on different server and storage platforms. Over the recent two years, demand of supporting new use cases were raised and the original Mezzanine card specification cannot support those new use cases without modification in order to support different I/O types, increase bandwidth of data and management, and support higher power controller IC.

Mezzanine card 2.0 specification is developed based on original OCP Mezzanine card. It extends the card mechanical and electrical interface to enable new uses cases for Facebook and other users in OCP community. The extension takes backward compatibility to existing OCP platforms designed for original OCP Mezzanine card specification V0.5 into consideration, and some tradeoffs are made between backward compatibility and new requirements.

2.3 New Use Cases
These new major use cases are taken into consideration in this specification.

- Single and Dual QSFP+ port 40G/50G/100G Ethernet NIC
- Single and Dual SFP+ port 25G Ethernet NIC
- Quad SFP+ Port 10G NIC
- Single, Dual and Quad port 10GBase-T NIC
- x16 PCIe lane to baseboard

http://www.opencompute.org/assets/download/Intel-Mezzanine-Card-Design-Specification-v0.5.pdf
• 16x KR to baseboard
• NIC controller with high TDP that needs more heatsink volume
• Management side band to support use case such as remote System Firmware update
• Baseboard and Mezzanine card identification
• KR Mezzanine card design with low speed and I2C signals that cannot be fit in original OCP Mezzanine
• System design to support x16 PCIe and KR without BOM change
• System design that has more limited vertical space

The Mezzanine card 2.0 specification makes change on as needed base to maximize backward compatibility to existing OCP platforms. Some modification impacts backward compatibility to existing OCP platforms and compatibility check need to be done.

2.4 Major Changes to Form Factor
To accommodate the new uses cases above, major changes to form factor are listed as below. More detailed description can be found in Chapter 3.
• Extend PCB area to support Connector B to baseboard
• Extend PCB area to support I/O interface
• Add option to have I/O on Secondary side to support I/O interface
• Add 12mm stacking option to support higher volume heatsink
• Add 5mm stacking option to support system with limited vertical space
• Add Connector C option for KR Mezz

2.5 Major Changes to Electrical Interface
To accommodate the new uses cases above, major changes to electrical interface are listed as below. More detailed description can be found in chapter 3.8
• Modify original 120 pin connector to have NC-SI signals; this is the original OCP Mezzanine card connector; it is referred to Connector A in this specification
• Add 80 pin connector on Mezzanine card interface in order to expend PCIe lane width from x8 to x16; it is referred to Connector B in this specification
• Add 64 pin connector on Mezzanine card interface in order to support KR Mezzanine card design with low speed and I2C signals; it is referred to Connector C in this specification.
• Add card ID mechanism for baseboard to identify different types of Mezzanine cards
• Add definition of thermal reporting interface to support temperature based system fan speed control

3 Mezzanine Card Form Factor
Mezzanine card form factor is described in this chapter. Vendor should refer to 2D DXF and 3D files for dimension, tolerance, and height restriction details.

3.1 Primary and Secondary Side Definition
Primary side and secondary side are used to refer to the two sides of mezzanine card in this document. Primary side is the side with Mezzanine board to board connector. Example of primary side and secondary side is shown in Figure 1.
3.2 Mezzanine Card Connectors

120 pin Connector A is the original OCP Mezzanine card connector. The pin assignment of Connector A has PCI-E x8 Gen3, I2C and NC-SI side band signals, and power pins. Connector A can also be used for up to 8x KR. Connector A can be used independently.

80 pin Connector B is added in Mezzanine card 2.0 Rev0.40 (initial release). The pin assignment of Connector B has PCI-E x8 Gen3, which can be combined to x16 with Connector A. Connector B can also be used for up to 8x KR. Connector B cannot be used independently and has to be used together with Connector A.

64 pin Connector C is added in Mezzanine card 2.0 Rev0.45. The pin assignment of Connector C has up to 4x KR, their low speed and I2C signals, and power pins. It is created to support the use case of KR only. Connector C can be used independently on Mezzanine card side. The typical KR Mezzanine card implementation with Connector C does not have Connector A and Connector B on card side.

Vendor shall refer to table below for the connector part number in different stack height for Connector A, B and C.

<table>
<thead>
<tr>
<th>Connector</th>
<th>Mezzanine card (5mm stack)</th>
<th>Mezzanine card (8/12mm stack)</th>
<th>Baseboard (5/8mm stack)</th>
<th>Baseboard (12mm stack)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connector A</td>
<td>FCI/61083-121402LF</td>
<td>FCI/61083-124402LF</td>
<td>FCI/61082-121402LF</td>
<td>FCI/61082-122402LF</td>
</tr>
<tr>
<td>Connector B</td>
<td>FCI/61083-081402LF</td>
<td>FCI/61083-084402LF</td>
<td>FCI/61082-081402LF</td>
<td>FCI/61082-082402LF</td>
</tr>
<tr>
<td>Connector C</td>
<td>FCI/10135584-641402LF</td>
<td>FCI/10135584-644402LF</td>
<td>FCI/10135583-642402LF</td>
<td>FCI/10135583-642402LF</td>
</tr>
</tbody>
</table>

Baseboard can implement the following connector options:
- Connector A only for up to PCIe Gen3 x8
- Connector A and B for up to PCIe Gen3 x16, or up to 16x KR, or a combination of PCIe and KR
- Connector C only for up to 4x KR and low-speed and I2C signals
- Connector A, B and C for up to x16 PCIe, plus up to 4x KR, with low-speed and I2C signals

Connector A and Connector B is shown in Figure 2, viewing from secondary side. Connector C is shown in Figure 3 , viewing from primary side.
3.3 Form Factor Definition in Horizontal Plane
This section defines the Mezzanine card form factor in horizontal direction, i.e. from top or bottom view.

Figure 4 shows the horizontal plane of the original OCP Mezzanine Card for Intel v2.0 Motherboard specification as a reference.

For OCP Mezzanine card 2.0, there are two optional PCB areas, and the usage depends on the connection needed for host interface side, and I/O. Figure 5 illustrates Mezzanine PCB from primary side with two optional PCB area shown.
By default vendor should implement the Mezzanine card in form factor in Figure 6. In order to maximize The mechanical compatibility to existing platforms, vendors should not extend Mezzanine card PCB to the optional areas unless the extension is necessary to achieve the purposes mentioned below in this section.
3.3.1 Optional Area for Connector B
This area is extended to increase channels or lanes to baseboard.

Connector B is an 80 pin connector (FCI/61083-084402) and provides extra x8 PCIe lanes (or 8x KR for KR Mezzanine card), PERST# signals and clocks. Definition of the Connector B is in Chapter 4.2.

Mezzanine card that only uses signals in Connector A should not extend PCB to this area.

Mezzanine card that uses more than x8 PCIe lane should extend PCB to this area.

3.3.2 Optional Area for I/O
This area is extended to accommodate more I/O types.

Mezzanine cards with Single/Dual port 10G/25G SFP+, Single/Dual port RJ45, Single/Dual port 40G/50G/100G QSFP+/QSF28 is preferred to follow implementation examples and not extend PCB to optional I/O area. Extending PCB to optional I/O area may break compatibility of existing platforms, extra caution shall be taken to check mechanical design in system.

Mezzanine card that uses 4x 10G/25G SFP+ ports or 4x 10G Base-T ports is allowed to extend PCB to this area to accommodate I/O connector placement. By doing so, it may break mechanical compatibility of existing platforms.

3.3.3 Connector C Area
For KR Mezzanine card, a 64 pin connector C is used to provide interconnect to board.

For PCIe Mezzanine card, vendor may use the area of Connector C for component placement. The component height shall stay within the height restriction of updated 3D.

There is a mechanical change in Rev0.45 spec update for height restriction near connector area to allow Mezzanine card without connector C to be plugged into Baseboard with Connector C (3.7mm) at 8mm stack-up use case. Therefore, the height restriction is reduced from 4.5mm in Rev0.40 Specification to 4mm in the area around Connector C. It is shown as New in Figure 7.

For all new Mezzanine card 2.0 design, it is strongly recommend to consider taking 4mm height limitation to be compatible to future baseboards with Connector C populated.

For existing Mezzanine card 1.0 and 2.0 design with component exceeding than 4mm but lower than 4.5mm, system and baseboard vendors are responsible for checking the mechanical confliction, and depopulate Connector C on baseboard side.
3.4 Form Factor Vertical Stack Definition

There are 4 options to implement mezzanine card with different placement height restriction, I/O connectors’ location, and mezzanine connector stacking height to baseboard.

A front view of the types are shown in Figure 8, Figure 9, Figure 10, Figure 11 and Figure 12: Type 5 Vertical Stack Front View for Type 1, 2, 3, 4, 5 vertical stack.

Type 1 is the original OCP Mezzanine 1.0 stack with 8mm stacking. This is also the most widely adopted stacking Type. The baseboard needs to have a cut out with in the I/O area since most network connector is taller than 8mm.

Type 2 is based on Type 1, but change stacking to 12mm for taller heatsink. Baseboard and system does not have strict height constrain can take this stacking with the benefit to avoid have cut out in baseboard, and having taller heatsink on Mezzanine card side.

Type 3 is to allow the placement of controller IC on the secondary side with 8mm stacking.

Type 4 is enabled in Mezzanine 2.0 Rev0.45 for 5mm stacking. It is for system with most strict height constrain. Since the Mezzanine card heatsink is 7.5mm and network connectors are taller than 5mm, a cut out is required on baseboard to avoid conflixtion of Mezzanine card heatsink and connector to baseboard. The cut out size on baseboard is larger to support Type 4 stack, comparing to support the original Type 1 stack. Besides, baseboard need to provide clearance under the mezzanine card’s 4mm/4.5mm component keep out area.

Type 5 is based on Type 2, but ASIC is on secondary side and allow up to 42mm tall heatsink. Baseboard and system that has ample space on secondary side can take this stacking with the benefit of allowing high power ASIC and/or more efficient cooling solution.
For Figure 8 and Figure 9, it shows a possible placement of 4xQSFP+/QSFP28 connectors. This it is not a current use case; the placement has manufacture concern due to using belly to belly placement of QSFP+/QSFP28 cage on 1.57mm PCB. It may need a customized QSFP+/QSFP28 connector for the use case of 4xQSFP+/QSFP28.
A summary of major dimension and height restriction across 3 types are shown in Table 1.

Table 1: Mezzanine Card Vertical Stack Types Dimension Comparison

<table>
<thead>
<tr>
<th>TYPE</th>
<th>A(typ)</th>
<th>B(max)</th>
<th>C(max)</th>
<th>H(max)</th>
<th>S(typ)</th>
<th>I/O</th>
<th>Controller IC</th>
</tr>
</thead>
<tbody>
<tr>
<td>TYPE 1</td>
<td>1.57mm</td>
<td>2.9mm/2.0mm</td>
<td>4.5mm/4mm</td>
<td>7.5mm</td>
<td>8mm</td>
<td>Primary side/Secondary side optional</td>
<td>Primary side</td>
</tr>
<tr>
<td>TYPE 2</td>
<td>1.57mm</td>
<td>2.9mm/2.0mm</td>
<td>4.5mm/4mm</td>
<td>11.5mm</td>
<td>12mm</td>
<td>Primary side/Secondary side optional</td>
<td>Primary side</td>
</tr>
<tr>
<td>TYPE 3</td>
<td>1.57mm</td>
<td>7.5mm</td>
<td>4.5mm/4mm</td>
<td>7.5mm</td>
<td>8mm</td>
<td>Primary side optional/Secondary side</td>
<td>Primary side/secondary side</td>
</tr>
<tr>
<td>TYPE 4</td>
<td>1.57mm</td>
<td>2.9mm/2mm</td>
<td>4.5mm/4mm</td>
<td>7.5mm</td>
<td>5mm</td>
<td>Primary side/Secondary side optional</td>
<td>Primary side</td>
</tr>
<tr>
<td>TYPE 5</td>
<td>1.57mm</td>
<td>42mm/2mm</td>
<td>4.5mm/4mm</td>
<td>11.5mm</td>
<td>12mm</td>
<td>Primary side/Secondary side optional</td>
<td>Secondary side</td>
</tr>
</tbody>
</table>

Figure 13 describes the connector selection for baseboard and mezzanine card to achieve different vertical stack types.²

²Refer to complete drawing for more detail for Connector A and Connector B:  
Link with drawing of connector C will be updated in future release.
3.5 Implementation Examples

This section gives examples of Mezzanine 2.0 implementation. The implementation is not limited to the examples given here as long as it follows the specification.

Table 2: Mezzanine card implementation examples

<table>
<thead>
<tr>
<th>ID</th>
<th>Description</th>
<th>Netwerk Port Shown</th>
<th>Mezzanine card connectors shown</th>
<th>Baseboard connectors shown</th>
<th>Vertical Stacking</th>
<th>Height / footprint</th>
<th>File name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PCIe Mezz NIC</td>
<td>2x SFP+ / SFP28</td>
<td>X N/A N/A X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_SFP+2SFP28_10230115</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Single/Dual ports 10G SFP+</td>
<td>2x SFP+</td>
<td>X N/A X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_SFP+2SFP28_10230115</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Single/Dual ports 10G QSFP28 A</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28A_10230115</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Single/Dual ports 10G QSFP28 B</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28B_10230115</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Single/Dual ports 10G QSFP28 C</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28C_10230115</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Single/Dual ports 10G QSFP28 D</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28D_10230115</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Single/Dual ports 10G QSFP28 E</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28E_10230115</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Single/Dual ports 10G QSFP28 F</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28F_10230115</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Single/Dual ports 10G QSFP28 G</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28G_10230115</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Single/Dual ports 10G QSFP28 H</td>
<td>2x QSFP28</td>
<td>X X X X X</td>
<td>Type 1/8mm</td>
<td>5.7mm</td>
<td>P1_T2_10G_QSFP28H_10230115</td>
<td></td>
</tr>
</tbody>
</table>

The 3D screen shots shown below is to illustrate the design. Vendor should follow 3D models for detail height restrictions.

Some implementations may result in mechanical conflict with existing OCP platforms. It may trigger modification of mechanical design, or limitation on configuration. System vendors are responsible to perform system mechanical check when planning to use or enable a Mezzanine 2.0 with existing OCP platforms, or enabling a new Mezzanine 2.0 card.
M1 and M2 are the overlay of all typical Type 1 and Type 2 mezzanine card implementations explicitly listed in Table 2. M1 and M2 are NOT the maximal profile of all possible mezzanine card implementations.

System and baseboard vendors may take M1 and M2 as a reference for mechanical compatibility of different mezzanine card implementations. This does NOT replace the mechanical check of mezzanine card to system compatibility during planning, designing, and validation.
3.5.1 Single/Dual Port SFP+ 10G/SFP28 25G Ethernet Mezzanine Card (Type 1)
This is the original OCP 10G Mezzanine card. Specification can be found at the link below as “OCP Mezzanine card v0.5, original defacto standard, V0.5”:
http://www.opencompute.org/wiki/Server/SpecsAndDesigns#OCP_Mezzanine_Cards

3.5.2 Dual QSFP+ Port 40G Mezzanine Card (Type 1)
This is a single/dual port QSFP+, 40G Ethernet Mezzanine card. Depopulate 2nd port makes it a single port 40G Ethernet Mezzanine card. For single port card which need extra space for component placement, placement of component in the volume of 2nd QSFP+ port is allowed.

On the primary side, there is a component height restriction of 4mm, 4.5mm and 7.5mm. The 7.5mm height restriction area is intended for heatsink of controller IC; placement of components other than controller IC and heatsink is allowed in this area. 7.5mm max height makes this card fit Type 1 vertical stack, with 8mm stack height. 4mm height restriction is applied in the area around connector C allow Mezzanine card to be used in baseboard with Connector A/B/C populated at the same time. Other areas are with 4.5mm height restriction on primary side.

On the secondary side, there is a component height restriction of 2.0mm and 2.9mm in different areas.

As the electrical interface to baseboard, connector A and connector B provide up to x16 PCIe connection. Connector A is mandatory for this SKU. Connector B provides extra x8 PCIe lanes. Connector B is optional for this SKU.

![Figure 14: Primary side view of dual port QSFP+ Mezzanine card](image)

3.5.3 Dual QSFP+ Port 40G Mezzanine card (Type 2)
Due to the 8mm stack limitation in Type 1 vertical stack, heat sink height is limited to 7.5mm max and may not be able to provide sufficient cooling to some controller IC. Type 2 vertical stack allows 11.5mm max for heatsink and provide more freedom to thermal design.

This implementation has limitation in system mechanical compatibility due to taking extra volume. Vendor may need to modify mechanical design in order to support it.
Vendor should plan the components in the 11.5mm heatsink area accordingly, if there is a plan to use BOM option to make Type 2 vertical stack fit into Type 1 vertical stack.

The Mezzanine connector is the same for Type 1 and Type 2 on the mezzanine card side. Baseboard side need to use different connectors to support different stacking height for Type 1 and Type 2 as described in section 3.4.

Screen capture of an implementation example is shown in Figure 15.

Dual port 50G/100G QSFP28 implementation may share same mechanical with this implementation, and discussed in section 3.5.7.

3.5.4 Quad SFP+ port 10G Mezzanine card (Type 3)
Quad SFP+ port 10G Mezzanine card can be implement in Type 3 vertical stack up as shown in Figure 16 and Figure 17.
3.5.5 Quad port 10G Base-T Mezzanine Card (Type 3)
Quad 10G Base-T Mezzanine card can be implement in Type 3 vertical stack up as shown in Figure 18 and Figure 19.
3.5.6  Single/Dual QSFP+ Port Mezzanine card with ASIC on secondary side (Type 5)

Single/Dual QSFP+ Port Mezzanine card with ASIC on secondary size can be implemented in Type 5 vertical stack up as shown in Figure 20: Primary Side View of Single port Type 5 Mezzanine card and Figure 21: Secondary Side View of Single port Type 5 Mezzanine card.

Type 5 form factor is largest of Mezz 2.0 form factor till date. System integrator should be aware that system designed for Type 1, 2, 3 or 4, may or may not fit Type-5 NIC.
3.5.7 Dual Port QSFP28 Style A/Style B 50G/100G Mezzanine Card (Type 1)

Based on Dual QSFP+ Port 40G Mezzanine card (Type 1), 50G/100G connection is supported in this implementation.

For 50G and 100G, QSFP+ connector need to be replaced by either SFF-8672(QSFP+ 28Gbps Style B) or SFF-8662(QSFP+ 28Gbps Style A) QSFP28 connector.

SFF-8672(QSFP+ 28Gbps Style B) has the same size cage as QSFP+ and the placement of SFF-8672(QSFP+ 28Gbps Style B) is same as QSFP+.

SFF-8662(QSFP+ 28Gbps Style A) has a larger SMT connector, and the cage is 2.19mm longer than QSFP+. The placement of SFF-8662(QSFP+ 28Gbps Style A) Cage keeps the location of cage pin at rear side same as QSFP+; The SMT post and front edge of SFF-8662(QSFP+ 28Gbps Style A) has a 2.19mm shift compare to QSFP+. The placement is to avoid a deeper cutoff in baseboard for backward compatibility to baseboards designed for 40G QSFP+ application.
For 50G in QSFP28 connector, Lane 1 and Lane 2 out of Lane 1,2,3,4 shall be used.

3.5.8 Quad Port 10GBaseT RJ45 KR Mezzanine card with Connector C (Type 2)

This implementation has 4x KR interfaces to baseboard, with low speed and I2C signals. On network side, it is able to support up to 4x RJ45 10GBaseT.

Due to lack of industry standard, the RJ45 10GBaseT connector may have different mechanical dimension. The using of 10GBaseT connectors other than the one used in this example is allowed, as long as the mezzanine card PCB size stays with the horizontal plane defined in section 3.3.
3.5.9 Quad Port 10G SFP+ KR Mezzanine card with Connector C (Type 2)

This implementation has 4x KR interfaces to baseboard, with low speed and I2C signals. On network side, it is able to support up to 4x 10G in SFP+.

![Secondary Side View of Quad port 10G SFP+ KR Mezzanine Card](image)

3.6 Port and LED Location

This section defines network side port location of a few typical implementations. It also includes the LED information for SFP+/SFP28 and QSFP+/QSFP28 since the OCP Mezzanine card does not have light pipe in cage in typical application.

3.6.1 Port and LED location for Single/Dual SFP+/SFP28 Mezzanine card

The port and LED location is shown in Figure 25 for single and dual port SFP+/SFP28 Mezzanine card.

![Single/Dual SFP+/SFP28 port Mezzanine card port and LED location](image)

Port 0 and Port1 each has 2 LEDs to indicate link status and speed. The definition is as below:
LED0: Physical link speed (Green/Yellow dual color)
3.6.2 Port and LED location for PCIe/KR QSFP+/QSFP28 Mezzanine card

The port and LED location is shown in Figure 26 for single and dual port QSFP+/QSFP28 Mezzanine card. Mezzanine card can depopulated Port 1 to become a single port card.

Port 0 and Port1 each has 2 LEDs to indicate link status and speed. The definition is as below:

LED0: Physical link speed (Green/Yellow dual color)
Green Stay on- physical link on with highest rated speed
Yellow stay on- physical link on with degraded speed
Off- physical link off

LED1: Logic Link/Activity, Green
Green Stay on- logic link up, no activity
Green blinking- logic link up, activity
Off- logic link off

3.6.3 Port and LED location for 4x KR interfaces via a single QSFP+ cage

The LED location is shown in Figure 27 for the use case of having 4x KR lanes in one QSFP+ cage.
Off- No link
On- Link as one 10G port
Blink- Link as one 10G port with activity

40G LED (Green):
Off- No link
On- Link as one 40G port
Blink- Link as one 40G port with activity

### 3.6.4 Port and LED location for Quad RJ45 Mezzanine card

The port and LED location is shown in Figure 28 for the use case of quad RJ45 ports Mezzanine card. The example here shows the RJ45 with build in LED.

Each port has 2 LEDs to indicate link status and speed. The definition is as below:

LED0: Physical link speed (Green/Yellow dual color)
Green Stay on- physical link on with highest rated speed
Yellow stay on- physical link on with degraded speed
Off- physical link off

LED1: Logic Link/Activity, Green
Green Stay on- logic link up, no activity
Green blinking- logic link up, activity
Off- logic link off

Another option to implement LED with Quad Port RJ45 is to design in LED on Mezzanine card, in the similar with as the LED for other Mezzanine card.

3.7 MAC Address label requirement
MAC address label(s) must be scannable when Mezzanine card is installed in server, rack, etc. by system vendor, rack integrator, and DC user without interrupt of normal operation.

For 2x MAC addresses, 2x 2D bar codes and 2x human readable texts for MAC address need to be placed within 10mm from Mezzanine card PCB edge as shown in Figure 29.

For 3x MAC addresses, 3x 2D bar codes and 3x human readable texts for MAC address need to be placed within 18mm from Mezzanine card PCB edge.

![Figure 29: MAC address label placement](image)

The scanned bar code should not include “.”. Example: “AA.BB.CC.00.11.20” should scan as “AABBCC001120”. Implementation example is shown in Figure 30.

![Figure 30: MAC address label implementation example](image)

3.8 Plastic Insulation Sheet

A plastic Insulation sheet is preferred to be used to protect the secondary side from short circuit with chassis metal or other components. When a plastic insulation sheet is used, the thickness of plastic insulation sheet shall be included in the Mezzanine card vertical height restriction, and shall not exceed the maximum profile in this specification and 3D models.
Plastic Insulation sheet shall not block any labeling for visual identification and scanning.

4 Mezzanine Card to Baseboard Electrical Interface

4.1 Power Capability and Status on Connector

Baseboard supplies power to power pins on Mezzanine card connectors. The current capability and power status is as the table below. Normal power is available at on state S0 only. Auxiliary power is available at all power states including hibernate state S4 or off state S5.

The tables below is to define the maximum current for each rail. The thermal capability of system and thermal requirements of the mezzanine card shall be evaluated while planning the usage of current capability of rails.

<table>
<thead>
<tr>
<th>Table 3: Power Pins on Connector A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Rail</td>
</tr>
<tr>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>P5V_AUX</td>
</tr>
<tr>
<td>P3V3_AUX</td>
</tr>
<tr>
<td>P3V3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 4: Power Pins on Connector B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Rail</td>
</tr>
<tr>
<td>P12V_AUX/P12V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 5: Power Pins on Connector C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Rail</td>
</tr>
<tr>
<td>P12V_AUX/P5V_AUX/P12V</td>
</tr>
</tbody>
</table>

To accommodate systems without P12V_AUX, two special mixed power rails are defined: P12V_AUX/P12V for Connector A and B, and P12V/P12V_AUX/P5V_AUX for Connector C. Detail implementation guide and compatibility limitation is as below:

<table>
<thead>
<tr>
<th>Table 6: Baseboard Implementation Matrix for Mezzanine Connector Power Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connector A A61, A62, A63</td>
</tr>
<tr>
<td>A61, A62, A63</td>
</tr>
<tr>
<td>Connector B</td>
</tr>
</tbody>
</table>

http://opencompute.org
Table 7: Preferred Power Pins Implementation of Mezzanine Card

<table>
<thead>
<tr>
<th>Connector</th>
<th>Mezzanine card With Connector A or A+B</th>
<th>Mezzanine card With Connector C</th>
</tr>
</thead>
<tbody>
<tr>
<td>A61, A62, A63</td>
<td>Diode-OR with P5V_AUX on connector A, then regulate down to other rails. VR shall cover Vin range accordingly and be able to track the Vin transition between 12V and 5V</td>
<td>N/A</td>
</tr>
<tr>
<td>B41, B42</td>
<td>Same net as A61, A62, A63</td>
<td>N/A</td>
</tr>
<tr>
<td>C33, C34, C35</td>
<td>N/A</td>
<td>Regulate from P12V_AUX/P5V_AUX-P12V down to other rails. VR shall cover Vin range accordingly and be able to track the Vin transition between 12V and 5V</td>
</tr>
<tr>
<td>Compatibility</td>
<td>Compatible with all Types of Mezzanine card</td>
<td>Compatible with all Types of Mezzanine card</td>
</tr>
</tbody>
</table>

Table 8: Legacy Implementation of Mezzanine Card and Compatibility Limitation

<table>
<thead>
<tr>
<th>Connector</th>
<th>Mezzanine card With Connector A and/or B</th>
<th>Mezzanine card With Connector C</th>
</tr>
</thead>
<tbody>
<tr>
<td>A61, A62, A63</td>
<td>P12V_AUX</td>
<td>N/A</td>
</tr>
<tr>
<td>B41, B42</td>
<td>Same net as A61, A62, A63</td>
<td>N/A</td>
</tr>
<tr>
<td>C33, C34, C35</td>
<td>N/A</td>
<td>P12V_AUX</td>
</tr>
<tr>
<td>Compatibility</td>
<td>May not work with baseboard without P12V_AUX</td>
<td>Does not work with baseboard without P12V_AUX</td>
</tr>
</tbody>
</table>

4.2 Pin Definition of Mezzanine Connector

4.2.1 x16 PCIe Mezzanine Card with Connector A and B
Pin definition of a mezzanine card with up to x16 PCIe lanes is in Table 9. The direction of the signals are from the perspective of the baseboard.
For mezzanine card with x8 or less PCIe lanes, only Connector A is required. Connector B and its optional PCB area should not be implemented as mentioned in 3.3.1.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin</th>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>P12V_AUX/P12V</td>
<td>A61</td>
<td>A1</td>
<td>MEZZ_PRSNTA1_N</td>
<td>B41</td>
<td>B1</td>
<td>MEZZ_PRSNTB1_N</td>
</tr>
<tr>
<td>P12V_AUX/P12V</td>
<td>A62</td>
<td>A2</td>
<td>P5V_AUX</td>
<td>B42</td>
<td>B2</td>
<td>GND</td>
</tr>
<tr>
<td>P12V_AUX/P12V</td>
<td>A63</td>
<td>A3</td>
<td>P5V_AUX</td>
<td>B43</td>
<td>B3</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A64</td>
<td>A4</td>
<td>GND</td>
<td>B44</td>
<td>B4</td>
<td>GND</td>
</tr>
<tr>
<td>P3V3_AUX</td>
<td>A65</td>
<td>A5</td>
<td>GND</td>
<td>B45</td>
<td>B5</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A67</td>
<td>A7</td>
<td>GND</td>
<td>B47</td>
<td>B7</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A68</td>
<td>A8</td>
<td>GND</td>
<td>B48</td>
<td>B8</td>
<td>GND</td>
</tr>
<tr>
<td>P3V3</td>
<td>A69</td>
<td>A9</td>
<td>GND</td>
<td>B49</td>
<td>B9</td>
<td>GND</td>
</tr>
<tr>
<td>P3V3</td>
<td>A70</td>
<td>A10</td>
<td>P3V3</td>
<td>B50</td>
<td>B10</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A71</td>
<td>A11</td>
<td>P3V3</td>
<td>B51</td>
<td>B11</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A72</td>
<td>A12</td>
<td>P3V3</td>
<td>B52</td>
<td>B12</td>
<td>GND</td>
</tr>
<tr>
<td>LAN_3V3STB_ALERT_N</td>
<td>A73</td>
<td>A13</td>
<td>P3V3</td>
<td>B53</td>
<td>B13</td>
<td>GND</td>
</tr>
<tr>
<td>SMB_LAN_3V3STB_CLK</td>
<td>A74</td>
<td>A14</td>
<td>NCSI_CSRDV</td>
<td>B54</td>
<td>B14</td>
<td>GND</td>
</tr>
<tr>
<td>SMB_LAN_3V3STB_DAT</td>
<td>A75</td>
<td>A15</td>
<td>NCSI_RCLK</td>
<td>B55</td>
<td>B15</td>
<td>GND</td>
</tr>
<tr>
<td>PCIe_WAKE_N</td>
<td>A76</td>
<td>A16</td>
<td>NCSI_TXEN</td>
<td>B56</td>
<td>B16</td>
<td>GND</td>
</tr>
<tr>
<td>NCSI_RXER</td>
<td>A77</td>
<td>A17</td>
<td>PERST_N0</td>
<td>B57</td>
<td>B17</td>
<td>GND</td>
</tr>
<tr>
<td>NCSI_TXD0</td>
<td>A78</td>
<td>A18</td>
<td>MEZZ_SMCCLK</td>
<td>B58</td>
<td>B18</td>
<td>GND</td>
</tr>
<tr>
<td>NCSI_TXD1</td>
<td>A79</td>
<td>A19</td>
<td>MEZZ_SMDATA</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A80</td>
<td>A20</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A81</td>
<td>A21</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A82</td>
<td>A22</td>
<td>NCSI_RXD0</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A83</td>
<td>A23</td>
<td>NCSI_RXD1</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>CLK_100M_MEZZ20_DP</td>
<td>A84</td>
<td>A24</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>CLK_100M_MEZZ20_DN</td>
<td>A85</td>
<td>A25</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A86</td>
<td>A26</td>
<td>CL100M_MEZZ21_DP</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A87</td>
<td>A27</td>
<td>CL100M_MEZZ21_DN</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A88</td>
<td>A28</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A89</td>
<td>A29</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A90</td>
<td>A30</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A91</td>
<td>A31</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A92</td>
<td>A32</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A93</td>
<td>A33</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A94</td>
<td>A34</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A95</td>
<td>A35</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A96</td>
<td>A36</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A97</td>
<td>A37</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A98</td>
<td>A38</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A99</td>
<td>A39</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A100</td>
<td>A40</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A101</td>
<td>A41</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A102</td>
<td>A42</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A103</td>
<td>A43</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A104</td>
<td>A44</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A105</td>
<td>A45</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A106</td>
<td>A46</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A107</td>
<td>A47</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A108</td>
<td>A48</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A109</td>
<td>A49</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
</tbody>
</table>
For x16 PCIe, lane 0~7 is mapped to connector A and lane 8~15 is mapped to connector B.

For the case of multiple root ports are connected to Mezzanine interface on baseboard, or the case of multiple end points are connected to Mezzanine interface on Mezzanine card, follow bifurcation rule as showing in Table 10.

**Table 10: Bifurcation rule of PCIe in connector A and Connect B**

<table>
<thead>
<tr>
<th>Bifurcation</th>
<th>Lane numbering</th>
</tr>
</thead>
<tbody>
<tr>
<td># of ports</td>
<td>Connector A</td>
</tr>
<tr>
<td>x16</td>
<td>0 1 2 3 4 5 6 7</td>
</tr>
<tr>
<td>x8</td>
<td>0 1 2 3 4 5 6 7</td>
</tr>
<tr>
<td>x8</td>
<td>0 1 2 3 4 5 6 7</td>
</tr>
<tr>
<td>x4</td>
<td>0 1 2 3 0 1 2 3</td>
</tr>
<tr>
<td>x4</td>
<td>0 1 2 3 0 1 2 3</td>
</tr>
<tr>
<td>x4</td>
<td>0 1 2 3</td>
</tr>
<tr>
<td>x2</td>
<td>0 1 0 1 0 1 0 1</td>
</tr>
<tr>
<td>x2</td>
<td>0 1 0 1 0 1 0 1</td>
</tr>
<tr>
<td>x1</td>
<td>1 1 1 1 1 1 1 1</td>
</tr>
</tbody>
</table>

4.2.2 16x KR Mezzanine card with Connector A and B

Pin definition of a Mezzanine card with up to 16 KR lanes from a baseboard. There are PHY or retimer on this Mezzanine card for connecting to rack level network.

Pin definition of 16x KR Mezzanine card is shown in Table 11. The direction of the signals are from the perspective of the baseboard.

**Table 11: 16x KR Mezzanine Card Pin Definition**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Connector A</th>
<th>Connector B</th>
</tr>
</thead>
<tbody>
<tr>
<td>P12V_AUX/P12V</td>
<td>A61 A1</td>
<td>B41 B1 MEZZ_PRSNTB1_N/BASEBOARD_B_ID</td>
</tr>
<tr>
<td>P12V_AUX/P12V</td>
<td>A62 A2</td>
<td>B42 B2 GND</td>
</tr>
<tr>
<td>P12V_AUX/P12V</td>
<td>A63 A3</td>
<td>B43 B3 KR_RX_DP&lt;6&gt;</td>
</tr>
<tr>
<td>MEZZ_PRSNTA1_N/BASEBOARD_A_ID</td>
<td>MEZZ_RX_DP&lt;5&gt;</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_RX_DP&lt;5&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_RX_DN&lt;5&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_TX_DP_C&lt;6&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_TX_DN_C&lt;6&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_TX_DP_C&lt;7&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_TX_DN_C&lt;7&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_RX_DP&lt;6&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_RX_DN&lt;6&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_RX_DP&lt;7&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_RX_DN&lt;7&gt;</td>
<td>GND</td>
<td>P12V_AUX/P12V</td>
</tr>
<tr>
<td>MEZZ_PRSNTA2_N</td>
<td>A120 A60</td>
<td>GND</td>
</tr>
</tbody>
</table>

*Pin 1                   Connector B                                            

Bifurcation Lane numbering

**Bifurcation Lane numbering**

<table>
<thead>
<tr>
<th># of ports</th>
<th>*Pin 1</th>
<th>Connector A</th>
</tr>
</thead>
<tbody>
<tr>
<td>x16</td>
<td>0 1 2 3 4 5 6 7</td>
<td>8 9 10 11 12 13 14 15</td>
</tr>
<tr>
<td>x8</td>
<td>0 1 2 3 4 5 6 7</td>
<td>0 1 2 3 4 5 6 7</td>
</tr>
<tr>
<td>x8</td>
<td>0 1 2 3 4 5 6 7</td>
<td>0 1 2 3 4 5 6 7</td>
</tr>
<tr>
<td>x4</td>
<td>0 1 2 3 0 1 2 3</td>
<td>0 1 2 3 0 1 2 3</td>
</tr>
<tr>
<td>x4</td>
<td>0 1 2 3 0 1 2 3</td>
<td>0 1 2 3 0 1 2 3</td>
</tr>
<tr>
<td>x4</td>
<td>0 1 2 3</td>
<td>0 1 2 3</td>
</tr>
<tr>
<td>x2</td>
<td>0 1 0 1 0 1 0 1</td>
<td>0 1 0 1 0 1 0 1</td>
</tr>
<tr>
<td>x2</td>
<td>0 1 0 1 0 1 0 1</td>
<td>0 1 0 1 0 1 0 1</td>
</tr>
<tr>
<td>x1</td>
<td>1 1 1 1 1 1 1 1</td>
<td>1 1 1 1 1 1 1 1</td>
</tr>
</tbody>
</table>
For KR Mezz with 4, 8, or 16 KR channels, follow Table 12 to assign the sequence.

<table>
<thead>
<tr>
<th>A64</th>
<th>A4</th>
<th>PSV_AUX</th>
<th>A64</th>
<th>B4</th>
<th>KR_RX_DN&lt;0&gt;</th>
<th>GND</th>
</tr>
</thead>
<tbody>
<tr>
<td>A65</td>
<td>A5</td>
<td>GND</td>
<td>A65</td>
<td>B5</td>
<td>KR_RX_DP&lt;0&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A66</td>
<td>A6</td>
<td>GND</td>
<td>A66</td>
<td>B6</td>
<td>KR_RX_DN&lt;1&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A67</td>
<td>A7</td>
<td>P3V3_AUX</td>
<td>A67</td>
<td>B7</td>
<td>KR_RX_DP&lt;1&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A68</td>
<td>A8</td>
<td>GND</td>
<td>A68</td>
<td>B8</td>
<td>KR_RX_DN&lt;2&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A69</td>
<td>A9</td>
<td>GND</td>
<td>A69</td>
<td>B9</td>
<td>KR_RX_DP&lt;2&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A70</td>
<td>A10</td>
<td>P3V3</td>
<td>A70</td>
<td>B10</td>
<td>KR_RX_DN&lt;3&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A71</td>
<td>A11</td>
<td>P3V3</td>
<td>A71</td>
<td>B11</td>
<td>KR_RX_DP&lt;3&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A72</td>
<td>A12</td>
<td>P3V3</td>
<td>A72</td>
<td>B12</td>
<td>KR_RX_DN&lt;4&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A73</td>
<td>A13</td>
<td>P3V3</td>
<td>A73</td>
<td>B13</td>
<td>KR_RX_DP&lt;4&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A74</td>
<td>A14</td>
<td>NCSI_CRS DV</td>
<td>A74</td>
<td>B14</td>
<td>KR_RX_DN&lt;5&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A75</td>
<td>A15</td>
<td>NCSI_RCLK</td>
<td>A75</td>
<td>B15</td>
<td>KR_RX_DP&lt;5&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A76</td>
<td>A16</td>
<td>NCSI_TXEN</td>
<td>A76</td>
<td>B16</td>
<td>KR_RX_DN&lt;6&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>RSVD</td>
<td>A17</td>
<td>RSVD</td>
<td>RSVD</td>
<td>B17</td>
<td>KR_RX_DP&lt;6&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>NCSI_RXER</td>
<td>A18</td>
<td>MEZZ_SMCLK</td>
<td>GND</td>
<td>B18</td>
<td>KR_RX_DN&lt;7&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>NCSI_TXD0</td>
<td>A19</td>
<td>MEZZ_SMDATA</td>
<td>GND</td>
<td>B19</td>
<td>KR_RX_DP&lt;7&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>NCSI_TXD1</td>
<td>A20</td>
<td>GND</td>
<td>A20</td>
<td>B20</td>
<td>KR_RX_DN&lt;8&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A21</td>
<td>A21</td>
<td>NCSI_RXD0</td>
<td>GND</td>
<td>B21</td>
<td>KR_RX_DP&lt;8&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A22</td>
<td>A22</td>
<td>NCSI_RXD1</td>
<td>GND</td>
<td>B22</td>
<td>KR_RX_DN&lt;9&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>RSVD</td>
<td>A24</td>
<td>GND</td>
<td>A24</td>
<td>B24</td>
<td>KR_RX_DP&lt;9&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>RSVD</td>
<td>A25</td>
<td>GND</td>
<td>A25</td>
<td>B25</td>
<td>KR_RX_DN&lt;10&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A26</td>
<td>RSVD</td>
<td>A26</td>
<td>B26</td>
<td>KR_RX_DP&lt;10&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A28</td>
<td>A27</td>
<td>GND</td>
<td>A28</td>
<td>B27</td>
<td>KR_RX_DN&lt;11&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A29</td>
<td>A29</td>
<td>GND</td>
<td>A29</td>
<td>B29</td>
<td>KR_RX_DP&lt;11&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A30</td>
<td>A30</td>
<td>KR_RX_DN&lt;8&gt;</td>
<td>A30</td>
<td>B30</td>
<td>KR_RX_DP&lt;12&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A31</td>
<td>A31</td>
<td>KR_RX_DN&lt;9&gt;</td>
<td>A31</td>
<td>B31</td>
<td>KR_RX_DP&lt;13&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A32</td>
<td>A32</td>
<td>GND</td>
<td>A32</td>
<td>B32</td>
<td>KR_RX_DN&lt;12&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A33</td>
<td>A33</td>
<td>GND</td>
<td>A33</td>
<td>B33</td>
<td>KR_RX_DP&lt;14&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A34</td>
<td>A34</td>
<td>KR_RX_DP&lt;9&gt;</td>
<td>A34</td>
<td>B34</td>
<td>KR_RX_DN&lt;13&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A36</td>
<td>A36</td>
<td>GND</td>
<td>A36</td>
<td>B36</td>
<td>KR_RX_DN&lt;14&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A37</td>
<td>A37</td>
<td>GND</td>
<td>A37</td>
<td>B37</td>
<td>KR_RX_DP&lt;16&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>A38</td>
<td>KR_RX_DP&lt;10&gt;</td>
<td>A38</td>
<td>B38</td>
<td>KR_RX_DN&lt;15&gt;</td>
<td>GND</td>
</tr>
<tr>
<td>A40</td>
<td>A40</td>
<td>GND</td>
<td>A40</td>
<td>B40</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A41</td>
<td>A41</td>
<td>GND</td>
<td>A41</td>
<td>B41</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A42</td>
<td>A42</td>
<td>KR_RX_DP&lt;11&gt;</td>
<td>A42</td>
<td>B42</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A43</td>
<td>A43</td>
<td>KR_RX_DN&lt;11&gt;</td>
<td>A43</td>
<td>B43</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A44</td>
<td>A44</td>
<td>GND</td>
<td>A44</td>
<td>B44</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A45</td>
<td>A45</td>
<td>GND</td>
<td>A45</td>
<td>B45</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A46</td>
<td>A46</td>
<td>KR_RX_DP&lt;12&gt;</td>
<td>A46</td>
<td>B46</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A47</td>
<td>A47</td>
<td>KR_RX_DN&lt;12&gt;</td>
<td>A47</td>
<td>B47</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A48</td>
<td>A48</td>
<td>GND</td>
<td>A48</td>
<td>B48</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A49</td>
<td>A49</td>
<td>GND</td>
<td>A49</td>
<td>B49</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A50</td>
<td>A50</td>
<td>KR_RX_DP&lt;13&gt;</td>
<td>A50</td>
<td>B50</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A51</td>
<td>A51</td>
<td>KR_RX_DN&lt;13&gt;</td>
<td>A51</td>
<td>B51</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A52</td>
<td>A52</td>
<td>GND</td>
<td>A52</td>
<td>B52</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A53</td>
<td>A53</td>
<td>GND</td>
<td>A53</td>
<td>B53</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A54</td>
<td>A54</td>
<td>KR_RX_DP&lt;14&gt;</td>
<td>A54</td>
<td>B54</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A55</td>
<td>A55</td>
<td>KR_RX_DN&lt;14&gt;</td>
<td>A55</td>
<td>B55</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A56</td>
<td>A56</td>
<td>GND</td>
<td>A56</td>
<td>B56</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A57</td>
<td>A57</td>
<td>GND</td>
<td>A57</td>
<td>B57</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A58</td>
<td>A58</td>
<td>KR_RX_DP&lt;15&gt;</td>
<td>A58</td>
<td>B58</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A59</td>
<td>A59</td>
<td>KR_RX_DN&lt;15&gt;</td>
<td>A59</td>
<td>B59</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
<tr>
<td>A60</td>
<td>A60</td>
<td>GND</td>
<td>A60</td>
<td>B60</td>
<td>RSVD</td>
<td>RSVD</td>
</tr>
</tbody>
</table>
Table 12: KR/Repeater numbering sequence

<table>
<thead>
<tr>
<th># of KR</th>
<th>*Pin 1</th>
<th>Connector A</th>
<th>*Pin 1</th>
<th>Connector B</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 KR</td>
<td></td>
<td>0 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4 KR</td>
<td></td>
<td>0 1 2 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 KR</td>
<td></td>
<td>0 1 2 3 4 5 6 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16 KR</td>
<td>8 9 10</td>
<td>11 12 13 14</td>
<td>15 0 1</td>
<td>2 3 4 5 6 7</td>
</tr>
</tbody>
</table>

KR/Repeater Numbering Sequence

4.2.3 4x KR Mezzanine card with Connector C

Pin definition of a mezzanine card with up to x4 KR in connector C is in Table 13. The direction of the signals are from the perspective of the baseboard.

Table 13: 4x KR Pin definition in Connector C

<table>
<thead>
<tr>
<th>Connector C</th>
<th>Signal</th>
<th>Pin</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>P12V_AUX/PSV_AUX-P12V</td>
<td>C33</td>
<td>C1</td>
<td>MEZZ_SMCLK</td>
</tr>
<tr>
<td></td>
<td>P12V_AUX/PSV_AUX-P12V</td>
<td>C34</td>
<td>C2</td>
<td>MEZZ_SMDATA</td>
</tr>
<tr>
<td></td>
<td>P12V_AUX/PSV_AUX-P12V</td>
<td>C35</td>
<td>C3</td>
<td>EXT_MDIQ_I2C_SEL</td>
</tr>
<tr>
<td></td>
<td>RSVD</td>
<td>C36</td>
<td>C4</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>SDP0</td>
<td>C37</td>
<td>C5</td>
<td>KR_TX_DP&lt;2&gt;</td>
</tr>
<tr>
<td></td>
<td>SDP1</td>
<td>C38</td>
<td>C6</td>
<td>KR_TX_DN&lt;2&gt;</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C39</td>
<td>C7</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>KR_TX_DP&lt;0&gt;</td>
<td>C40</td>
<td>C8</td>
<td>LED_P1_0_N</td>
</tr>
<tr>
<td></td>
<td>KR_TX_DN&lt;0&gt;</td>
<td>C41</td>
<td>C9</td>
<td>LED_P1_1_N</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C42</td>
<td>C10</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>LED_P0_0_N</td>
<td>C43</td>
<td>C11</td>
<td>KR_TX_DP&lt;3&gt;</td>
</tr>
<tr>
<td></td>
<td>LED_P0_1_N</td>
<td>C44</td>
<td>C12</td>
<td>KR_TX_DN&lt;3&gt;</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C45</td>
<td>C13</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>KR_TX_DP&lt;1&gt;</td>
<td>C46</td>
<td>C14</td>
<td>LED_P2_0_N</td>
</tr>
<tr>
<td></td>
<td>KR_TX_DN&lt;1&gt;</td>
<td>C47</td>
<td>C15</td>
<td>LED_P2_1_N</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C48</td>
<td>C16</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>SHARED_KR_MDC_0</td>
<td>C49</td>
<td>C17</td>
<td>KR_RX_DP&lt;2&gt;</td>
</tr>
<tr>
<td></td>
<td>SHARED_KR_MDIQ_0</td>
<td>C50</td>
<td>C18</td>
<td>KR_RX_DN&lt;2&gt;</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C51</td>
<td>C19</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>KR_RX_DP&lt;0&gt;</td>
<td>C52</td>
<td>C20</td>
<td>Module_SCL0</td>
</tr>
<tr>
<td></td>
<td>KR_RX_DN&lt;0&gt;</td>
<td>C53</td>
<td>C21</td>
<td>Module_SDA0</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C54</td>
<td>C22</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>LED_P3_0_N</td>
<td>C55</td>
<td>C23</td>
<td>KR_RX_DP&lt;3&gt;</td>
</tr>
<tr>
<td></td>
<td>LED_P3_1_N</td>
<td>C56</td>
<td>C24</td>
<td>KR_RX_DN&lt;3&gt;</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C57</td>
<td>C25</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>KR_RX_DP&lt;1&gt;</td>
<td>C58</td>
<td>C26</td>
<td>Module_SCL1</td>
</tr>
<tr>
<td></td>
<td>KR_RX_DN&lt;1&gt;</td>
<td>C59</td>
<td>C27</td>
<td>Module_SDA1</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>C60</td>
<td>C28</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>Module_SCL2</td>
<td>C61</td>
<td>C29</td>
<td>Module_SCL3</td>
</tr>
<tr>
<td></td>
<td>Module_SDA2</td>
<td>C62</td>
<td>C30</td>
<td>Module_SDA3</td>
</tr>
</tbody>
</table>
4.3 Mezzanine Card Pin Description
Mezzanine card pin description is shown in Table 14; input output direction is in the perspective of baseboard.

<table>
<thead>
<tr>
<th>Signals on Connector A</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>Ground</td>
<td>Ground return; total 51 pins on Connector A</td>
</tr>
<tr>
<td>P12V_AUX/P12V</td>
<td>Power</td>
<td>12V Aux/normal power; total 3 pins on Connector A</td>
</tr>
<tr>
<td>P5V_AUX</td>
<td>Power</td>
<td>5V Aux power; total 3 pins on Connector A</td>
</tr>
<tr>
<td>P3V3_AUX</td>
<td>Power</td>
<td>P3V3 Aux Power; total 2 pins on Connector A</td>
</tr>
<tr>
<td>P3V3</td>
<td>Power</td>
<td>P3V3 power; total 8 pins on Connector A</td>
</tr>
<tr>
<td>MEZZ_PRSNTA1_N/BASEBOARDS_ID_A</td>
<td>Output</td>
<td>Connector A Present Pin; connect to MEZZ_PRSNTA2_N on Mezz with 0 Ohm; Use as baseboard ID during power up</td>
</tr>
<tr>
<td>MEZZ_PRSNTA2_N</td>
<td>Input</td>
<td>Connector A Present Pin; connect to MEZZ_PRSNTA1_N on Mezz with 0 Ohm</td>
</tr>
<tr>
<td>LAN_3V3STB_ALERT_N</td>
<td>Input</td>
<td>SMBus Alert for OOB management; 3.3V AUX rail</td>
</tr>
<tr>
<td>SMB_LAN_3V3STB_CLK</td>
<td>Output</td>
<td>SMBus Clock for OOB management; 3.3V AUX rail; Share with thermal reporting interface; Both 100Kb/s and 400Kb/s shall be supported</td>
</tr>
<tr>
<td>SMB_LAN_3V3STB_DAT</td>
<td>Bidirectional</td>
<td>SMBus Data for OOB management; 3.3V AUX rail; Share with thermal reporting interface; Both 100Kb/s and 400Kb/s shall be supported</td>
</tr>
<tr>
<td>NCSI_RXER</td>
<td>Input</td>
<td>NC-SI for OOB management; 3.3V AUX rail; Direction is in perspective of baseboard</td>
</tr>
<tr>
<td>NCSI_CRSVDV</td>
<td>Input</td>
<td>NC-SI for OOB management; 3.3V AUX rail; Direction is in perspective of baseboard</td>
</tr>
<tr>
<td>NCSI_RXD[1..0]</td>
<td>Input</td>
<td>NC-SI for OOB management; 3.3V AUX rail; Direction is in perspective of baseboard</td>
</tr>
<tr>
<td>NCSI_RCLK</td>
<td>Output</td>
<td>NC-SI for OOB management; 3.3V AUX rail; Direction is in perspective of baseboard</td>
</tr>
<tr>
<td>NCSI_TXEN</td>
<td>Output</td>
<td>NC-SI for OOB management; 3.3V AUX rail; Direction is in perspective of baseboard</td>
</tr>
<tr>
<td>NCSI_TXD[1..0]</td>
<td>Output</td>
<td>NC-SI for OOB management; 3.3V AUX rail; Direction is in perspective of baseboard</td>
</tr>
<tr>
<td>PCIE_WAKE_N</td>
<td>Input</td>
<td>PCIe wake up signal</td>
</tr>
<tr>
<td>PERST_N0</td>
<td>Output</td>
<td>PCIe reset signal 0</td>
</tr>
<tr>
<td>MEZZ_SMCLK</td>
<td>Output</td>
<td>PCIe SMBus Clock for Mezz slot/EEPROM; 3.3V AUX rail; Share with thermal reporting</td>
</tr>
<tr>
<td>Description</td>
<td>Type</td>
<td>Interface</td>
</tr>
<tr>
<td>-----------------------------------------------------------------------------</td>
<td>---------------</td>
<td>---------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Both 100Kb/s and 400Kb/s shall be supported</td>
<td></td>
<td>interface; Both 100Kb/s and 400Kb/s shall be supported</td>
</tr>
<tr>
<td><strong>MEZZ_SMDATA</strong></td>
<td>Bidirectional</td>
<td>PCIe SMBus Data for Mezz slot/EEPROM; 3.3V AUX rail; Share with thermal reporting interface; Both 100Kb/s and 400Kb/s shall be supported</td>
</tr>
<tr>
<td><strong>CLK_100M_MEZZ[1..0]_DP/N</strong></td>
<td>Output</td>
<td>MB clock output for PCIe devices; total 2 pairs on Connector A; CLK_100M_MEZZ1_DP/N is optional for single host baseboard</td>
</tr>
<tr>
<td><strong>MEZZ_TX_DP/N_C&lt;7..0&gt;</strong></td>
<td>Output</td>
<td>PCIe TX; total up to 8 lanes on Connector A; optional with KR signals</td>
</tr>
<tr>
<td><strong>MEZZ_RX_DP/N&lt;7..0&gt;</strong></td>
<td>Input</td>
<td>PCIe RX; total up to 8 lanes on Connector A; optional with KR signals</td>
</tr>
<tr>
<td><strong>KR_TX_DP/N&lt;15..8&gt;</strong></td>
<td>Output</td>
<td>KR TX; total up to 8 lanes on Connector A; optional with PCIe signals</td>
</tr>
<tr>
<td><strong>KR_RX_DP/N&lt;15..8&gt;</strong></td>
<td>Input</td>
<td>KR RX; total up to 8 lanes on Connector A; optional with PCIe signals</td>
</tr>
<tr>
<td><strong>RSVD</strong></td>
<td>TBD</td>
<td>Reserved for Future use</td>
</tr>
</tbody>
</table>

### Signals on Connector B

<table>
<thead>
<tr>
<th>Description</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>GND</strong></td>
<td>Ground</td>
<td>Ground return; total 36 pins on Connector B</td>
</tr>
<tr>
<td><strong>P12V_AUX/P12V</strong></td>
<td>Power</td>
<td>12V Aux/Normal power; total 2 pins on Connector B</td>
</tr>
<tr>
<td><strong>MEZZ_PRSNTB1_N/ BASEBOARD_ID_B</strong></td>
<td>Output</td>
<td>Connector B Present Pin; connect to MEZZ_PRSNTB2_N on Mezz with 0 Ohm Use as baseboard ID during power up</td>
</tr>
<tr>
<td><strong>MEZZ_PRSNTB2_N</strong></td>
<td>Input</td>
<td>Connector B Present Pin; connect to MEZZ_PRSNTB1_N on Mezz with 0 Ohm</td>
</tr>
<tr>
<td><strong>PERST_N[3..1]</strong></td>
<td>Output</td>
<td>PCIe reset signal or Node[3..1] PCIe reset signal for baseboard with more than 1 nodes</td>
</tr>
<tr>
<td><strong>CLK_100M_MEZZ[3..2]_DP/N</strong></td>
<td>Output</td>
<td>MB clock output for PCIe devices; total 2 pairs on Connector B; optional for single host baseboard</td>
</tr>
<tr>
<td><strong>MEZZ_TX_DP/N_C&lt;15..8&gt;</strong></td>
<td>Output</td>
<td>PCIe TX; total up to 8 lanes on Connector B; optional with KR signals</td>
</tr>
<tr>
<td><strong>MEZZ_RX_DP/N&lt;15..8&gt;</strong></td>
<td>Input</td>
<td>PCIe RX; total up to 8 lanes on Connector B; optional with KR signals</td>
</tr>
<tr>
<td><strong>KR_TX_DP/N&lt;7..0&gt;</strong></td>
<td>Output</td>
<td>KR TX; total up to 8 lanes on Connector B; optional with PCIe signals</td>
</tr>
<tr>
<td><strong>Signal</strong></td>
<td><strong>Type</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>------------</td>
<td>-----------</td>
<td>-----------------</td>
</tr>
<tr>
<td>KR_RX_DP/N&lt;7..0&gt;</td>
<td>Input</td>
<td>KR RX; total up to 8 lanes on Connector B; optional with PCIe signals</td>
</tr>
<tr>
<td>RSVD</td>
<td>TBD</td>
<td>Reserved for Future use</td>
</tr>
</tbody>
</table>

### Signals on Connector C

<table>
<thead>
<tr>
<th><strong>Signal</strong></th>
<th><strong>Type</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>Ground</td>
<td>Ground return</td>
</tr>
<tr>
<td>P12V/P12V_AUX/P5V_AUX</td>
<td>Power</td>
<td>Power supply to Mezzanine connector</td>
</tr>
<tr>
<td>SDP[3..0]</td>
<td>Input</td>
<td>Software defined pin for port 0~3; OD, pull up at baseboard side</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SFP+ KR Mezz: MODUFE Prosecent_N[3..0] for Port [3..0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SFP+ modules</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10GBaseT KR Mezz: INT_N [3..0] for Port [3..0] 10GBaseT PHY</td>
</tr>
<tr>
<td></td>
<td></td>
<td>QSFP+ KR Mezz: SDP_0 to QSFP+ MODULE_PROSESENT_N</td>
</tr>
<tr>
<td>KR_TX_DP/N&lt;3..0&gt;</td>
<td>Output</td>
<td>KR TX; total up to 4 lanes on Connector C</td>
</tr>
<tr>
<td>KR_RX_DP/N&lt;3..0&gt;</td>
<td>Input</td>
<td>KR RX; total up to 4 lanes on Connector C</td>
</tr>
<tr>
<td>LED_P[3..0]_0</td>
<td>Output</td>
<td>Port[3..0] LED0 for link speed; OD and active low</td>
</tr>
<tr>
<td>LED_P[3..0]_1</td>
<td>Output</td>
<td>Port[3..0] LED1 for link activity; OD and active low</td>
</tr>
<tr>
<td>SHARED_KR_MDC</td>
<td>Output</td>
<td>MDC for PHY</td>
</tr>
<tr>
<td>SHARED_KR_MDIO</td>
<td>Bidirectional</td>
<td>MDIO for PHY</td>
</tr>
<tr>
<td>MEZZ_SMCLK</td>
<td>Output</td>
<td>SMBus Clock for Mezzanine slot for PHY/Repeater config/Mezz FRU EEPROM; 3.3V AUX rail; Share with thermal reporting interface; Both 100Kb/s and 400Kb/s shall be supported</td>
</tr>
<tr>
<td>MEZZ_SMDATA</td>
<td>Bidirectional</td>
<td>SMBus Data for Mezzanine slot for PHY/Repeater config/Mezz FRU EEPROM; 3.3V AUX rail; Share with thermal reporting interface; Both 100Kb/s and 400Kb/s shall be supported</td>
</tr>
<tr>
<td>EXT_MDIO_I2C_SEL</td>
<td>Output</td>
<td>Strapping pin to configure PHY/repeater on KR Mezzanine card to be accessed through MDIO or I2C. High for MDIO and Low for I2C</td>
</tr>
<tr>
<td>Module_SCL[3..0]</td>
<td>Output</td>
<td>Dedicate I2C for SFP+ or QSFP+ modules</td>
</tr>
<tr>
<td>Module_SDA[3..0]</td>
<td>Bidirectional</td>
<td>Dedicate I2C for SFP+ or QSFP+ modules</td>
</tr>
</tbody>
</table>

---

http://opencompute.org
4.3.1 MEZZ FRU EEPROM

MEZZ FRU EEPROM is for baseboard to identify different types of Mezzanine card. MEZZ FRU EEPROM is connected to MEZZ_SMCLK/MEZZ_SMDATA (pin A18, A19 or C1, C2) and address is 0xA2 (8bit format). The size of EEPROM is 1Kbits. Mezzanine card vendors may use larger size EEPROM if needed.

Follow IPMI Platform Management FRU Information Storage Definition v1.0 for data format. Use OEM record 0xC0, offset 1 to store Mezzanine ID definition.

There are 2x Bytes defined.
Mezz ID Byte is to define the physical interface on connectors presented to baseboard.
Mezz Capability Byte is to define the bifurcation capability.

<table>
<thead>
<tr>
<th>Mezz ID Byte (offset 1)</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>8 lanes of PCIe on Connector A</td>
</tr>
<tr>
<td>0x01</td>
<td>16 lanes of PCIe on Connector A and Connector B</td>
</tr>
<tr>
<td>0x02</td>
<td>X4 KR with Retimer on Connector B</td>
</tr>
<tr>
<td>0x03</td>
<td>X4 KR with PHY on Connector B</td>
</tr>
<tr>
<td>0x04</td>
<td>X4 KR with Retimer on Connector C</td>
</tr>
<tr>
<td>0x05</td>
<td>X4 KR with PHY on Connector C</td>
</tr>
<tr>
<td>0x06</td>
<td>X2 KR with Retimer on Connector C</td>
</tr>
<tr>
<td>0x07</td>
<td>X2 KR with PHY on Connector C</td>
</tr>
<tr>
<td>0x08</td>
<td>X1 KR with Retimer on Connector C</td>
</tr>
<tr>
<td>0x09</td>
<td>X1 KR with PHY on Connector C</td>
</tr>
<tr>
<td>All others read back</td>
<td>RFU</td>
</tr>
<tr>
<td>No FRU device detected</td>
<td>8 lanes of PCIe on Connector A</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mezz Capability Byte (offset 2)</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>SingleHost PCIe Mezz</td>
</tr>
<tr>
<td>0x01</td>
<td>Multi Host PCIe Mezz capable of 2x hosts, 4x hosts Compatible with Single Host operation</td>
</tr>
<tr>
<td>0x02</td>
<td>KR Mezz</td>
</tr>
<tr>
<td>0x03</td>
<td>Multi Host PCIe Mezz capable of 2x hosts, 4x hosts, 8x hosts Compatible with Single Host operation</td>
</tr>
<tr>
<td>0x04</td>
<td>Multi Host PCIe Mezz capable of 2x hosts, 4x hosts, 8x hosts, and 16x hosts Compatible with Single Host operation</td>
</tr>
<tr>
<td>All others read back</td>
<td>RFU</td>
</tr>
</tbody>
</table>
If Baseboard cannot find EEPROM on Mezzanine card, Baseboard will assume the Mezzanine cards is original Mezzanine card which has PCIe interface. This provides backward compatibility for Mezzanine card without ID EEPROM.

### 4.3.2 Baseboard ID

**MEZZ_PRSNTA1_N** in connector A and **MEZZ_PRSNTB1_N** in connector B is connected to ground for this case.

Baseboard ID is an optional feature for special baseboard to identify itself to Mezzanine card. It is only implemented when Mezzanine card needs to have awareness of different baseboard types, and the baseboard Mezzanine card interface is not a single root port PCIe. Baseboard ID only applies connector A and Connector B.

The implementation example of Baseboard ID circuit is shown in Figure 31.

**Table 16: Baseboard ID definition**

<table>
<thead>
<tr>
<th>ConnA R1</th>
<th>ConnA R2</th>
<th>Baseboard type on Connector A</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>0 Ω</td>
<td>One x8 PCIe Root Port on baseboard Connector A; No Connector B on Baseboard</td>
</tr>
<tr>
<td>10 KΩ</td>
<td>887 Ω</td>
<td>One x16 PCIe Root Ports on Baseboard Connector A and B</td>
</tr>
</tbody>
</table>

Mezzanine card identifies different of Baseboard based on the resistor pair R1/R2 shown in Table 16.

**Figure 31: Baseboard ID circuit**
<table>
<thead>
<tr>
<th>10 Ω</th>
<th>2.10 Ω</th>
<th>One x8 PCIe Root Port on baseboard Connector A; Connector B presents on Baseboard</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 Ω</td>
<td>3.83 Ω</td>
<td>Two x4 PCIe Root Ports on baseboard Connector A</td>
</tr>
<tr>
<td>10 Ω</td>
<td>6.49 Ω</td>
<td>Four x2 PCIe Root Ports on baseboard Connector A</td>
</tr>
<tr>
<td>10 Ω</td>
<td>11 Ω</td>
<td>Eight x1 PCIe Root Ports on baseboard Connector A</td>
</tr>
<tr>
<td>10 Ω</td>
<td>20.5 Ω</td>
<td>RFU</td>
</tr>
<tr>
<td>10 Ω</td>
<td>48.7 Ω</td>
<td>RFU</td>
</tr>
<tr>
<td>10 Ω</td>
<td>NC</td>
<td>Up to 8x KR on baseboard Connector A</td>
</tr>
</tbody>
</table>
Mezzanine card has a 4 seconds window to sample Baseboard ID signal, after both P12V_AUX and P3V3_AUX ready. BMC may disable baseboard ID output by GPIO after 4 seconds and change the multipurpose pin for Mezzanine card present purpose.

Mezzanine card implementation shall consider the tolerance of P3V3_AUX, R1, and R2 when doing the sampling. P3V3_AUX has ±5% tolerance and R1, R2 has ±1% tolerance. R1 and R2 are selected to ensure a minimal of 240mV gap between 2 IDs, considering the tolerances above. Input current shall also be considered on Mezzanine card side to ensure correct reading of baseboard ID.

1MOhm pull low is optional at Mezzanine card side to avoid floating of input at Mezzanine card side “Baseboard ID Detection Circuit”.

There are 2x typical implementations for Mezzanine card to implement Baseboard ID sampling. Mezzanine card vendors are not limited to these two implementations as long as the Mezzanine card is able to identify correct baseboard ID and initialized itself properly.

- Using comparator to compare the voltage BASEBOARD_A/B_ID pins with reference voltage. It is preferred that the reference voltage is generated from P3V3_AUX and voltage divider. This helps to cancel out the ±5% tolerance on P3V3_AUX DC level.
- Using ADC to identify voltage level on BASEBOARD_A/B_ID pins during 4 seconds window after both P12V_AUX and P3V3_AUX ready. P3V3_AUX is preferred to generate the voltage reference of ADC if it applies.

## 5 Management Interface

There are two options of management interfaces on PCIe Mezzanine NIC for BMC’s out-of-band communication. Both interfaces should be routed from mezzanine card connector to NIC chipset. It is preferred that BMC firmware can choose to hand shake with either interfaces to have out-of-band channel. Only one interface need to be up and running for out-of-band traffic at a given time.

The original OCP Mezzanine 1.0 specification only defines I2C side band interface to work with Facebook OCP Intel® motherboard V2.0. Starting Facebook OCP Intel® motherboard V3.0, the baseboard supports both I2C side band and NC-SI side band. NC-SI side band is the preferred interface due to higher speed and lower image transfer time for FW update from out-of-band.
For new design, PCIe Mezzanine NIC has to implement NC-SI side band interface. It is preferred to implement I2C side band for compatibility with baseboard with I2C side band only.

Management interface shall support both IPv4 and IPv6.

5.1 I2C side band
PCIe Mezzanine NIC implements management interface compatible with Intel’s Management Engine (ME) through C600 PCH SMLINK0 port and provides Out of Band (OOB) network access. Vendor should check with Facebook to choose SMBus address for ME OOB access. The hardware and firmware design need to support management capability in both S0 and S5 state.

The same I2C interface should be able to be accessed by BMC (baseboard management controller) on platform that used BMC.

I2C side band interface should support MCTP\(^3\).

5.2 NC-SI side band
RMII based NC-SI (referred as NC-SI in rest of document) management interface can be implemented by PCIe Mezzanine NIC. It is essential to achieve management feature needs higher bandwidth such as upload and update baseboard firmware and BIOS through OOB. Compare to original OCP Mezzanine card Specification, 8x RSVD pins are redefined to NC-SI interface.

The total length of each NC-SI signal and clock from connector pin to BGA pin on mezzanine card should be greater or equal to 1500mil and less or equal to 3500mil. NC-SI clock and signal should be matched within 1000mil on the mezzanine card. NC-SI signal and clock is in 3.3V logic level and in 3.3V AUX power domain.

It is preferred that PCIe Mezzanine NIC is able to be connected by different management controllers and interfaces, such as Management engine, BMC I2C, or BMC NC-SI. It is for having backward and forward compatibility with same hardware and firmware.

Management controller should set priority for its capable connection interfaces in a sequence, and scan through the sequence to hand shake with the 1\(^{st}\) available management network device. It is to ensure the Mezzanine card without NC-SI side band can still be compatible with baseboard with NC-SI capability.

Mezzanine card implementation is preferred to add support for latest NC-SI version when applies. 25G/50G/100G mezzanine card implementations enabled after NC-SI Version 1.1.0\(^4\) release shall support this version.

5.3 MAC address of management interface
MAC address of management network interface should be a positive offset based on the MAC address of data network interface. Different vendor may implement different offset number based on port

---

\(^3\) [http://www.dmtf.org/sites/default/files/standards/documents/DSP0236_1.2.1.pdf](http://www.dmtf.org/sites/default/files/standards/documents/DSP0236_1.2.1.pdf)

\(^4\) [http://www.dmtf.org/sites/default/files/standards/documents/DSP0237_1.0.0.pdf](http://www.dmtf.org/sites/default/files/standards/documents/DSP0237_1.0.0.pdf)

\(^4\) [https://www.dmtf.org/sites/default/files/standards/documents/DSP0222_1.1.0.pdf](https://www.dmtf.org/sites/default/files/standards/documents/DSP0222_1.1.0.pdf)
count, and reserved features. Typical offsets are +1 for single port NIC, +2 for dual port NIC. NIC vendor may use larger offset due to having more than 2 ports, or having more than one MAC of data or storage on each port.

6 PCIe Mezzanine NIC Data network

6.1 Network Booting
Mezzanine NIC shall support network booting in uEFI system environment. Mezzanine NIC shall support both IPv4 and IPv6 network booting.

7 Thermal Reporting Interface

7.1 Overview of Thermal Reporting Interface
A thermal reporting interface is defined on SMB_LAN_3V3STB_CLK/SMB_LAN_3V3STB_DAT (Connector A, pin A75, A76) or MEZZ_SMCLK/MEZZ_SMDATA (Connector A, pin A18, A19; or Connector C, pin C1, C2). The implementation of this requirement will improve the thermal management of system and allow baseboard management device to access key component temperature on Mezzanine card. Baseboard management device needs to scan SMB_LAN_3V3STB_CLK/SMB_LAN_3V3STB_DAT and MEZZ_SMCLK/MEZZ_SMDATA to determine the location of the thermal reporting interface.

There are two methods to implement thermal reporting described in this section: Emulated method and remote on-die sensing method. Both methods will be treated by baseboard management controller as a TI/TMP421 thermal sensor with slave address 0x3E in 8 bit format.

For Mezzanine card with Thermal Design Power > 5 Watts, this implementation of this interface is required.

7.1.1 Emulated Thermal Reporting
Mezzanine card should emulate its key temperatures to be accessed from SMBus (Connector A, Pin A18/A19 or pin A75/A76; Or Connector C, C1/C2 for KR Mezz; P3V3_STBY rail). The emulation should follow TMP421 register mapping5. Baseboard treats the PCIe card thermal sensor as TMP421. Baseboard BMC controller should use 2x separate reads to obtain the MSB and LSB of temperature data. Data obtained is used for system thermal monitoring and fan speed control.

There are two temperatures for TMP421 register mapping, local and remote channel 1. Remote channel 1 is typically used to represent key controller temperature of the card. Local channel is typically used to represent highest of other key components temperature on the card, such as highest temperature of active cable module.

Address of the emulated TMP421 device is fixed at 0x3E in 8bit format.

An implementation block diagram is shown in Figure 32.

With firmware change of the controller on baseboard managing thermal data and control, a register mapping of TMP422/TMP423 can be used to support one/two more temperatures without hardware change. The slave address of emulated device is always 0x3E, even it emulates TMP422/TMP423.

Vendor ID and device ID is mapped to offset 0xFE and 0xFF in order for board management controller to detect card types.

Power reporting and power capping is mapped to offset 0xF2 and 0xF3 as an optional feature to achieve device power monitoring and power capping level setting.

Table 17: describes the register implementation requirement for emulated method.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Description</th>
<th>Original TMP offset</th>
<th>Implementation requirement for emulated method</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>Local Temperature (High Byte)</td>
<td>Y</td>
<td>Represents highest temperature of all other key components Required if any of the other key components or modules are critical for thermal design Otherwise it is an optional offset and return 0x00 if not used</td>
</tr>
<tr>
<td>0x1</td>
<td>Remote Temperature 1 (High Byte)</td>
<td>Y</td>
<td>Required; represent temperature of main controller</td>
</tr>
<tr>
<td>0x2</td>
<td>Remote Temperature 2 (High Byte)</td>
<td>Y</td>
<td>Optional; represent temperature of key component 1; return 0x00 if not used</td>
</tr>
<tr>
<td>0x3</td>
<td>Remote Temperature 3 (High Byte)</td>
<td>Y</td>
<td>Optional; represent temperature of key component 2; return 0x00 if not used</td>
</tr>
<tr>
<td>0x8</td>
<td>Status Register</td>
<td>Y</td>
<td>Not required</td>
</tr>
<tr>
<td>0x9</td>
<td>Configuration Register 1</td>
<td>Y</td>
<td>Not required; Emulated behavior follows SD=0, Temperature Range=0</td>
</tr>
<tr>
<td>0xA</td>
<td>Configuration Register 2</td>
<td>Y</td>
<td>Required; follow TMP423 datasheet to declare the channel supported; RC=1</td>
</tr>
<tr>
<td>0xB</td>
<td>Conversion Rate Register</td>
<td>Y</td>
<td>Not required; Equivalent emulated conversion rate should be &gt;2 sample/s</td>
</tr>
</tbody>
</table>
7.1.2 Remote on-die sensing

Alternatively, one TMP421 sensor can be used to do on-die temperature sensing for IC with thermal diode interface with TMP421 remote sensing channel; Connection diagram is shown in Figure 33.

For NIC needs more than one remote on-die sensing, TMP422/TMP423 can be used and slave address is 0x98(8bit) for this case.
8 Environmental

8.1 Environmental Requirements
The specific environment requirement is removed to allow the adoption of OCP Mezzanine NIC in systems with very different thermal requirement and boundary condition.

This Mezzanine card shall meet the same environmental requirements specified in the OCP systems that the Mezzanine card is in. The OCP system that uses OCP Mezzanine card shall define air flow direction, inlet air temperature, air flow (or speed) to the local area where Mezzanine card is at, and simulation boundary.

8.1.1 Thermal Simulation Boundary Example
Placeholder for Thermal Simulation Method. Using Facebook Intel® Motherboard V3.0 as example. Not covered by this update.

8.2 Shock & Vibration
This Mezzanine card shall meet the same shock & vibration requirements specified in updated Facebook OCP Intel® Motherboard V2.0 and V3.0 Design Specification.

8.3 Regulation
This Mezzanine card shall meet CE, CB, FCC Class A, WEEE, ROHS requirements.

9 Revision History

<table>
<thead>
<tr>
<th>Author</th>
<th>Description</th>
<th>Revision</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jia Ning</td>
<td>Initial draft for community feedback</td>
<td>0.2</td>
<td>5/18/2014</td>
</tr>
<tr>
<td>Jia Ning</td>
<td>Typical correction and clarification</td>
<td>0.21</td>
<td>5/20/2014</td>
</tr>
<tr>
<td>Jia Ning</td>
<td>Add Mezzanine FRU and Baseboard ID</td>
<td>0.31</td>
<td>6/18/2014</td>
</tr>
<tr>
<td></td>
<td>- Remove Mezzanine ID resistor network</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>- Change thermal reporting interface from pin 18, 19 to pin 75, 76</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>- Update pin define table and description</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Jia Ning</td>
<td>Correct Pin number from 18/19 to 75/76 in Figure 18</td>
<td>0.32</td>
<td>7/9/2014</td>
</tr>
<tr>
<td></td>
<td>- Correct description for MEZZ_SMCLK and MEZZ_SMDATA in Table 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Jia Ning</td>
<td>Add option for TMP422/TMP423 to be used for thermal reporting in Section 7.1.2</td>
<td>0.33</td>
<td>7/16/2014</td>
</tr>
<tr>
<td></td>
<td>- Add clarification of air flow direction and air flow information in section 8.1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>- Add clarification of 4x QSFP use case in section 3.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>- Add bifurcation rule in section 4.2.1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>- Update Phy Mezz table with new port sequence; add repeater option to Phy Mezz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>- Update FRU EEPROM format in section 4.3.1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Jia Ning</td>
<td>- Add new Mezz ID per community feedback</td>
<td>0.34</td>
<td>7/19/2014</td>
</tr>
<tr>
<td>---------</td>
<td>------------------------------------------</td>
<td>-----</td>
<td>---------</td>
</tr>
</tbody>
</table>
| Jia Ning | - Add section 3.6 for MAC label requirements  
- Modify thermal reporting interface to be on A18/A19 or A75/A76.  
- Add clarification for mechanical compatibility in section 3.2.2  
- Add CB, WEEE, ROHS into regulation requirement  
- Change PHY Mezz to KR Mezz  
- Format clean up | 0.40 | 8/1/2014 |
| Jia Ning | - Table 4: Correct Typo: change from MEZZ_PPRSNTA_N to MEZZ_PPRSNTA2_N  
- Table 3: Update Bifurcation rule of PCIe  
- Table 5: Update Bifurcation rule of KR/Repeater  
- Table 8: Update Baseboard ID definition to support Dual root ports and Quad root ports  
- All: update CLK_100M_MEZZ[4..1]_DP/N to CLK_100M_MEZZ[3..0]_DP/N to match PERST_N[3..0]  
- Table 7: Add capability Byte to Mezz ID definition | 0.41 | 1/17/2015 |
| Jia Ning | - Table 4: Modify KR sequence to match Table 5  
- Table 8: Modify baseboard ID definition; separate Connector A and Connector B definition  
- Section 4.3.2: Modify Baseboard ID rule, and 2x Mezzanine implementation examples | 0.42 | 2/26/2015 |
| Jia Ning | - Table 8: Remove Connector B NC row, since Mezz card is not able to identify it  
- Figure 18: Add weak Pull Low at Mezzanine card side for Baseboard_ID signal to avoid floating when Baseboard side connector is not populated; Add detection circuit on baseboard side  
- Figure 11: Add LED location and color for 4x KR Mezz  
- Table 7: change 0x02 to KR Mezz with 4 lanes  
- Section 4.1: Change hard requirement of P12V_AUX to optional requirement to allow systems without P12V_AUX to work with some OCP Mezzanine cards | 0.43 | 2/1/2015 |
| Jia Ning | - Table 8: Update table | 0.44 | 2/5/2015 |
| Jia Ning | - Add 25G/50G/100G  
- Chapter 8: Remove thermal requirements of Mezzanine card. Use system requirements to guide Mezzanine card thermal design  
- Chapter 8: Add placeholder for thermal simulation method  
- Add connector C for KR Mezzanine  
- Add 5mm Stack  
- Add KR Mezzanine card with Connector C as implementation examples  
- Add Type 4 stack  
- Elaborate LED definition  
- Update Connector C power pin definition, and add matrix for implementation guide power pin definition | 0.45 | 8/30/2015 |
| Jia Ning | - Add acknowledgement chapter | 0.46 | 9/27/2015 |
- Add implementation example table

| Jia Ning | - Remove acknowledgement chapter | 0.47 | 10/22/20 |
| Jia Ning | - Section 4.1: Add clarification about thermal limitation in power capability section | | |
| Jia Ning | - Section 5.2: Add note for NC-SI 1.1.0 support is required for new 25G/50G/100G implementation | | |
| Jia Ning | - Section 4.3: Add bit rate for I2C side-band | | |
| Jia Ning | - Section 5.2: clarify some terms around NC-SI over RMII | | |
| Jia Ning | - Section 5.1: clarify I2C side band shall be MCTP capable | | |
| Jia Ning | - Table 14: clarify PCIe clock is optional for single host baseboard | | |
| Jia Ning | - Table 2, section 3.5: Add M1 and M2 for max profile | | |
| Jia Ning | - Update Figure 13 to reflect 4mm area reduced from 4.5mm | 0.95 | 10/31/20 |
| Jia Ning | - Section 4.3.2 and Figure 28: Add comments for 1MOhm resistor being optional | | |
| Jia Ning | - Chapter 5: Move IPv4 and IPv6 requirement to 5 from 5.1 and 5.2 | | |
| Jia Ning | - Update Figure 11 with real picture | | |
| Jia Ning | - Correct typos | | |
| Jia Ning | - Add "_N" for LED pin name to match active low definition | | |
| Jia Ning | - Table 7: Correct P5V to P5V Aux to match with Table 5 | | |
| Jia Ning | - Use "P12V_AUX/P5V_AUX-P12V" as note to note Connector C power pin | | |
| Jia Ning | - Section 3.4: Add clarification that baseboard need to provide clearance for mezzanine keep out | 1.00 | 12/15/20 |
| Jia Ning | - Section 5.2: Table 14: Add clarification of NC-SI signal and clock logic level being 3.3V | | |
| Jia Ning | - Table 2: Update 3D table | | |
| Jia Ning | - Add section 3.8 for plastic insulation sheet requirement | | |
| Jia Ning | - Table 14: Add notes for direction of NC-SI signals | | |
| Damen Chong | - Added Type-5 Mezzanine Card definition | 1.10 | 09/04/20 |