Inspur 4 Socket Server Whistler System Design SPEC

Rev 0.1

Author:

Inspur Whistler Team
# Table of Contents

1. License ................................................................................................................................. 4
2. Revision History .................................................................................................................... 11
3. Scope .................................................................................................................................... 12
4. Overview .................................................................................................................................. 12
   4.1 Overview ............................................................................................................................ 12
   4.2 Product Overview ............................................................................................................... 12
   4.3 Product standard ................................................................................................................ 12
5. Physical Specifications ........................................................................................................... 14
   5.1 Block Diagram .................................................................................................................... 14
   5.2 Placement and Form Factor ............................................................................................... 15
   5.3 CPU and Memory ............................................................................................................... 17
   5.4 PCH ....................................................................................................................................... 17
   5.5 PCIe Usage ......................................................................................................................... 18
   5.6 MB PCB Stack Up .............................................................................................................. 19
6. I/O System ............................................................................................................................. 20
   6.1 PCIe x 16 Slot .................................................................................................................... 20
   6.2 Riser Card Type .................................................................................................................. 21
   6.3 DIMM Slot ......................................................................................................................... 24
   6.4 Network .............................................................................................................................. 24
   6.5 USB ..................................................................................................................................... 24
   6.6 sSATA ................................................................................................................................. 25
   6.7 M.2 ....................................................................................................................................... 26
   6.8 Fan ....................................................................................................................................... 26
   6.9 LED ..................................................................................................................................... 27
   6.10 TPM .................................................................................................................................. 27
   6.11 Header .............................................................................................................................. 27
7. Power system .......................................................................................................................... 27
   7.1 System Power budget ......................................................................................................... 27
7.2 Power Simple Topology ................................................................. 28
7.3 Input voltage Level....................................................................... 28
7.4 DC-DC Power Design................................................................. 29
8. BIOS ............................................................................................ 31
  8.1 BIOS Description ..................................................................... 31
  8.2 BIOS Features ....................................................................... 31
9. BMC ............................................................................................ 36
  9.1 Main Feature ........................................................................ 37
  9.2 Integrated BMC Hardware....................................................... 37
10. Thermal Design Requirements .................................................... 38
  10.1 Data Center Environmental Conditions .................................. 38
  10.2 Server operational condition ................................................... 39
  10.3 Thermal kit requirements ....................................................... 40
11. Environmental and Regulations ................................................... 41
  11.1 Motherboard high altitude ...................................................... 41
  11.2 Motherboard relative humidity .............................................. 41
  11.3 Motherboard Temperature .................................................... 41
  11.4 Full system high altitude ....................................................... 41
  11.5 Full system relative humidity ................................................. 41
  11.6 Full system Temperature ...................................................... 41
  11.7 Full system Vibration & Shock ............................................... 42
12. Mechanical .................................................................................. 42
  12.1 External Chassis .................................................................... 42
  12.2 HDD Carrier ...................................................................... 43
  12.3 Fan Module ......................................................................... 44
  12.4 PCIE Module .................................................................... 44
  12.5 Front View ......................................................................... 45
  12.6 Rear View ........................................................................ 46
13. Labels and Markings ................................................................... 46
1. License

Open Compute Project Contribution License Agreement

As of November 2, 2018

This Contribution License Agreement ("Agreement") is entered into between the entity identified below and its Bound Entities (collectively, "Contributor"), and Open Compute Project Foundation ("OCP") as of the date set forth below ("Effective Date").

1. Definitions.
   a. "Bound Entities" means the entity identified below and any entities that the Bound Entity Controls.
   b. "Contribution(s)" means the proposed specification(s) or portion(s) thereof submitted by Contributor, as identified in the Appendices.
   c. "Control" means direct or indirect control of more than 50% of the voting power to elect directors of that corporation, or for any other entity, the power to direct management of such entity.
   d. "Granted Claims" are those patent claims that Contributor owns or controls, including those patent claims that Contributor acquires or controls after the Effective Date, that are infringed by the Permitted Uses. Granted Claims include only those patent claims that are infringed by the implementation of any portions of the Specification where the Specification described the functionality causing the infringement in detail and does not merely reference the functionality causing the infringement. Granted Claims under this Agreement exclude those patent claims that would be infringed by an implementation of the Specification if Contributor’s Contribution to that Specification were removed.
   e. "Licensees" means any person or entity who exercises copyright or patent rights granted under this Agreement, and any person or entity Licensee Controls.
   f. "Permitted Uses" means making, selling, offering for sale, importing or distributing any implementation of the Specification 1) only to the extent it implements the Specification and 2) so long as all required portions of the Specification are implemented. Permitted Uses do not extend to any portion of an implementation that is not included in the Specification.
   g. "Related Entity" means 1) any entity that Controls the Bound Entity ("Upstream Entity"), and 2) any other entity that is Controlled by an Upstream Entity that is not itself a Bound Entity.
h. “Specification” means the proposed specification identified in the attached Appendices and any Versions thereof.

i. “Version” means the version of the Specification to which the Contribution is made and any subsequent versions thereof or revisions thereof leading up to or culminating in the final adopted Specification. For the avoidance of doubt, this Agreement, together with the applicable Appendix, will apply to each subsequent version of the Specification, without the need for separately executed Appendices for all such subsequent versions of the Specification.

2. Contributions and Structure. Contributor must sign an Appendix, referencing and incorporating this Agreement, before submitting any Contribution for approval or incorporation into a Specification by OCP. There will be one or more Appendices attached to this Agreement in the form of the Appendix attached hereto. Contributor may make multiple Contributions by completing and executing an Appendix for each Contribution. Contributor may make Contributions to multiple Specifications through the use of Appendices with different letters indication. Each Appendix will be lettered for each Specification to which the Contributor makes a Contribution (e.g., Appendix A-1, B-1, and C-1 for Contributions to different Specifications) and numbered for each Contribution made to a particular Specification (e.g., Appendix A-1, A-2, and A-3 for multiple Contributions to the same Specification).

3. Licenses.

a. Copyright Grant. Contributor hereby grants Licensee a perpetual (for the duration of the applicable copyright), worldwide, non-exclusive, no-charge, royalty-free, copyright license, without any obligation of accounting to Contributor, to reproduce, prepare derivative works of, publicly display, publicly perform, sublicense, distribute and implement any Contribution to the full extent of Contributor’s copyright interest in the Contribution.

b. Patents.

i. Patent Non-assert. Contributor, on behalf of itself and its successors in interest and assigns, irrevocably promises not to assert Contributor’s Granted Claims against Licensee for Licensee’s Permitted Uses, subject to the terms and conditions of this Section 3(b). This is a personal promise directly from Contributor to Licensee, and Licensee acknowledges as a condition of benefiting from it that no rights from Contributor are received from suppliers, distributors or otherwise in connection with this promise. This promise also applies to Licensee’s Permitted Uses of any other specifications incorporating all required portion of the Specification.

1. Bankruptcy. Solely for purposes of Section 365(n) of Title 11, United States Bankruptcy Code and any equivalent law in any foreign jurisdiction, this promise will be treated as if it were a license and Licensee may elect to retain Licensee’s rights under this promise if Contributor (or any owner of any patents or patent applications referenced herein), as a debtor in possession, or a bankruptcy trustee, reject this non-assert.
ii. **Patent License Commitment.** In addition to the rights granted in Section 3(b)(ii), Contributor, on behalf of itself and its successors in interest and assigns, agrees to grant Licensee a non-exclusive, royalty-free license to its Granted Claims on reasonable and non-discriminatory terms, where such license applies only to those Granted Claims infringed by the implementation of the Contribution(s) alone or by combination of the Contribution with the Specification solely for Licensee’s Permitted Uses.

iii. **Termination.**

1. **Due to Claims by Licensee.** All rights, grants, and promises made by Contributor to Licensee under this Agreement are terminated if Licensee files, maintains, or voluntarily participates in a lawsuit against Contributor or any person or entity asserting that its Permitted Uses infringe any Granted Claims. Licensee would have had the right to enforce had Licensee signed this Agreement, unless that suit was in response to a corresponding suit first brought against Licensee.

2. **Due to Claims by Contributor or Contributor’s Related Entities.** If a Related Entity of Contributor files, maintains, or voluntarily participates in a lawsuit asserting that a Permitted Use infringes any Granted Claims Patents, it would have had the right to enforce had it signed this Agreement, then Contributor relinquishes any rights, grants, and promises Contributor has received from other signatories of this Agreement, unless (a) Contributor’s promise to Licensee was terminated pursuant to Section 2(b)(iii)(1), or (b) that suit was in response to a corresponding suit first brought by Licensee against the Related Entity.

4. **Other Rights Reserved.** Contributor hereby reserves all rights not expressly granted in this Agreement. No additional licenses or rights whatsoever (including without limitation any patent licenses) are granted by implication, exhaustion, estoppel or otherwise.

5. **Representations, Warranties, Disclaimer and Limitation of Liability.** Contributor represents and warrants that the Contribution is Contributor’s original work, except to the extent Contributor may have informed OCP in writing prior to or at the time of Contribution. EXCEPT FOR THE WARRANTIES EXPRESSLY STATED IN THIS SECTION 5, THE CONTRIBUTION IS PROVIDED WITHOUT WARRANTY OF ANY KIND, AND OCP ACKNOWLEDGES THAT CONTRIBUTOR DISCLAIMS ALL OTHER WARRANTIES, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL OCP BE LIABLE TO CONTRIBUTOR FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OR ANY CHARACTER OF ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS AGREEMENT, WHETHER BASED IN BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT OCP HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
5. **General.** This Agreement is the entire agreement between the parties on the subject matter hereof. No amendment of this Agreement will be valid unless made in writing and signed by both parties. This Agreement will be governed by the laws of the State of California, without regard to its conflict of laws principles. The parties consent to the personal and exclusive jurisdiction of courts located in California. Waiver by either party of a breach of any provision of this Agreement or the failure by either party to exercise any right hereunder will not operate or be construed as a waiver of any subsequent breach of that right or as a waiver of any other right.

   [Signatures on Following Page]
Contributor (corporate name): Inspur

Contributor (contact information):
Email Address: chenyl@inspur.com
Mailing Address: 47451 fremont blvd.
Fremont, CA 94538

BY SIGNING BELOW, I CERTIFY THAT I AM AUTHORIZED TO EXECUTE THE OPEN COMPUTE PROJECT LICENSE AGREEMENT ON BEHALF OF THE CONTRIBUTOR NAMED ABOVE, THAT THE CONTRIBUTOR ABOVE IS BOUND BY THE OPEN COMPUTE PROJECT LICENSE AGREEMENT, AND THAT ALL PROMISES MADE HEREIN RELATING TO THE CONTRIBUTIONS OR THE SPECIFICATIONS ARE COMMITMENTS OF THE CONTRIBUTOR.

Signature: 
Title: Director
Effective Date: 03/11/2019

OPEN COMPUTE PROJECT FOUNDATION

Accepted by: 
Title:
P.O. Box 82287
Austin, Texas 78708

Open Compute Project Contribution License Agreement 112018
Open Compute Project Contribution License Agreement
Form of Appendix

Name of Proposed Specification:

Whistler

Contribution (e.g. Entire proposed Specification, or portion of proposed specification):

4 Socket Olympus server

Contributor (corporate name):

Inspur

Contributor (contact information):

Email Address: chenyl@Inspur.com

Mailing Address: 47451 Fremont Blvd.

Fremont CA

BY SIGNING BELOW, I CERTIFY THAT I AM AUTHORIZED TO EXECUTE THE OPEN COMPUTE PROJECT LICENSE AGREEMENT ON BEHALF OF THE CONTRIBUTOR NAMED ABOVE, THAT THE CONTRIBUTION AND CONTRIBUTOR ABOVE ARE BOUND BY THE OPEN COMPUTE PROJECT LICENSE AGREEMENT, AND THAT ALL PROMISES MADE HEREIN RELATING TO THE CONTRIBUTION OR THE SPECIFICATION ARE COMMITMENTS OF THE CONTRIBUTOR.

Signature: [Signature]

Title: Director

Effective Date: 03/11/2019
Open Compute Project Contribution License Agreement

Appendix A-1

Name of Proposed Specification:
_______________________________________________________________

Contribution (e.g. Entire proposed Specification, or portion of proposed specification):
_______________________________________________________________

Contributor (corporate name):
_______________________________________________________________

Contributor (contact information):

Email Address: _________________________________________________

Mailing Address: _______________________________________________

BY SIGNING BELOW, I CERTIFY THAT I AM AUTHORIZED TO EXECUTE THE OPEN
COMPUTE PROJECT LICENSE AGREEMENT ON BEHALF OF THE CONTRIBUTOR
NAMED ABOVE, THAT THE CONTRIBUTION AND CONTRIBUTOR ABOVE ARE
BOUND BY THE OPEN COMPUTE PROJECT LICENSE AGREEMENT, AND THAT
ALL PROMISES MADE HEREIN RELATING TO THE CONTRIBUTION OR THE
SPECIFICATION ARE COMMITMENTS OF THE CONTRIBUTOR.

Signature: ______________________________________________________

Title: ____________________________

Effective Date: ____________________

Open Compute Project Contribution License Agreement
Appendix A-1
2. **Revision History**

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>5/21/2019</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>

This signature page provides a record of the online activity executing this contract.
Note: Because the product version upgrade or other reasons, the contents of this document will not be updated on a regular basis. Unless otherwise agreed, this document used only as a guide, in this document, all statements, information and advice does not constitute any express or implied guarantees.

3. Scope

This specification describe a kind of 3U, 4 sockets server system. It is designed a flexible system architecture based on Intel Purley Platform. It can be expanded to GPU BOX, 32*M.2 SSD and maximum support 3*GPU cards. There are 2 kinds of different mechanical structure.

4. Overview

4.1 Overview

Whistler is based on Intel® Sky Lake-SP CPU architecture. The motherboard supports up to 48 DIMMs. Whistler was designed in the Q1 of 2018.

4.2 Product Overview

Whistler is a completely independent research and development of server products. Based on Intel® Sky lake-SP CPU architecture, using Lewisburg chipset. Support four mainstream Intel Xeon Sky Lake-SP 81xx/61xx/51xx series processors. Support 48 DIMMs DDR4 memory, the biggest support to 2666 MHZ. Support Lewisburg-1G PCH and AST2500 is managed chipset. There are 9 pcs PCIe Slots on board and maximum support 12 pcs slots. Supports 5 pcs M.2 SSD on board. Structure, storage, PCI extension, power supply, fan and other parts modular design. Centralized power supply design, to realize saving energy and reducing consumption.

4.3 Product standard

<table>
<thead>
<tr>
<th>CPU type</th>
<th>Supports four Intel® Sky Lake-SP</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Connecter</strong></td>
<td><strong>Four Socket-P0 slots</strong></td>
</tr>
<tr>
<td>---------------</td>
<td>--------------------------</td>
</tr>
<tr>
<td><strong>Chipset</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Chipset type</strong></td>
<td><strong>PCH LBG-1G</strong></td>
</tr>
<tr>
<td><strong>RAM</strong></td>
<td></td>
</tr>
<tr>
<td><strong>RAM type</strong></td>
<td><strong>DDR4 RDIMM/LRDIMM/AEP/NVDIMM</strong></td>
</tr>
<tr>
<td><strong>RAM slot quantity</strong></td>
<td><strong>48</strong></td>
</tr>
<tr>
<td><strong>RAM total capacity</strong></td>
<td><strong>Total capacity 6144GB (single 128GB)</strong></td>
</tr>
<tr>
<td><strong>I/O Connector</strong></td>
<td></td>
</tr>
<tr>
<td><strong>USB</strong></td>
<td><strong>Two external USB 3.0 ports(Front), Internal USB 2.0 port</strong></td>
</tr>
<tr>
<td><strong>VGA</strong></td>
<td><strong>One external VGA (Front)</strong></td>
</tr>
<tr>
<td><strong>UID</strong></td>
<td><strong>One ID pilot lamp inlay</strong></td>
</tr>
<tr>
<td><strong>Manager chipset</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Manager chipset</strong></td>
<td><strong>Integrated one independent 1000 Mbps network interface, specifically for remote management of IPMI.</strong></td>
</tr>
<tr>
<td><strong>PCI Express slot</strong></td>
<td><strong>The motherboard supports 9 pcs PCI Express 3.0 slots</strong></td>
</tr>
<tr>
<td><strong>HDD</strong></td>
<td></td>
</tr>
<tr>
<td><strong>HDD type</strong></td>
<td><strong>Support one 3.5-inch SAS/SATA HDDs and 32 M.2 SSD</strong></td>
</tr>
<tr>
<td><strong>Power supply</strong></td>
<td></td>
</tr>
<tr>
<td><strong>PSU spec</strong></td>
<td><strong>The whole system adopts three specifications of PSU, the power is 1600W, and the maximum configuration is 4 power supplies. According to the system configuration, the appropriate PSU and PSU redundancy modes are selected to support 2+2 redundancy under certain configuration conditions.</strong></td>
</tr>
<tr>
<td>Input power</td>
<td>The main specifications is 1600W PSU AC-- 180-264V, Typical 230V DC-- 164-300V, Typical 270V</td>
</tr>
<tr>
<td>---------------------</td>
<td>--------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>

**Environmental Requirements**

<table>
<thead>
<tr>
<th>Altitude (Motherboard)</th>
<th>1500m (operational) or 12192m (non-operational)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Altitude (Full system)</td>
<td>1500m (operational) or 12192m (non-operational)</td>
</tr>
<tr>
<td>Operating and storage relative humidity (Full system)</td>
<td>10% to 90% (non-condensing)</td>
</tr>
<tr>
<td>Operating temperature range (Motherboard)</td>
<td>-5°C to +45°C; Note: It is suggested to power on to work after standing for 1 hour in the data center, after long time transportation.</td>
</tr>
<tr>
<td>Operating temperature range (Full system)</td>
<td>-5°C to +35°C; Note: It is suggested to power on to work after standing for 1 hour in the data center, after long time transportation.</td>
</tr>
<tr>
<td>Storage temperature range (Motherboard)</td>
<td>-40°C to +70°C</td>
</tr>
<tr>
<td>Storage temperature range (Full system)</td>
<td>-40°C to +70°C</td>
</tr>
<tr>
<td>Transportation temperature range (Motherboard)</td>
<td>-40°C to +70°C (short-term storage)</td>
</tr>
<tr>
<td>Transportation temperature range (Full system)</td>
<td>-40°C to +70°C (short-term storage)</td>
</tr>
</tbody>
</table>

5. **Physical Specifications**

5.1 **Block Diagram**

Figure 5-1 illustrates the functional block diagram of the Motherboard.
5.2 Placement and Form Factor

Board form factor is 16.7 inch by 22.7 inch (16.7”x22.7”). Figure 5-2 is board placement. The placement is meant to show key components 'relative positions, exact dimension and position information would be exchanged by DXF format for layout and 3D model of mechanical.
5.3 CPU and Memory

5.3.1 CPU

The motherboard supports all Intel® Sky Lake -SP processors with TDP up to 205W.
- Support four Sky Lake-SP processors up to 205W TDP.
- Three full-width Intel UPI links up to 10.4 GT/s/direction for Sky Lake-SP processor.
- Up to 28 cores per CPU (up to 56 threads with Hyper-Threading Technology).
- Single Processor mode and Two-CPU mode are both supported.

5.3.2 DIMM

The motherboard has DIMM subsystem designed as below:
- DDR4 direct attach memory support on CPU0, CPU1, CPU2 and CPU3.
- 6x channels DDR4 registered memory interface on each CPU
- 2x DDR4 slots on each Chanel (total 48x DIMMs)
- Support DDR4 speeds up to 2666MT/s 1DCP and 2DCP
- Support DDR4 RDIMM/LRDIMM/AEP/NVDIMM
- Support SR, DR, QR and 8R DIMMs
- Up to maximum 6144 GB with 128 GB DRAM DIMM
- Follow updated JEDEC DDR4 specification with 288 pin DIMM socket
- Memory support matrix for DDR4 is as Table 5-1

<table>
<thead>
<tr>
<th>2 Slots Per Channel</th>
<th>1 DIMM Per Channel</th>
<th>2 DIMM per Channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>2666 MT/s</td>
<td>2666 MT/s</td>
<td></td>
</tr>
</tbody>
</table>

Table 5-1

5.4 PCH

The motherboard uses Intel® Lewisburg chipset, which supports following features:
- Two external USB 3.0 port(Front), One internal USB 2.0 port;
- 4x slimline x8 connector use x16 PCIE riser card;
- 1x Oculink connector use FPGA card;
- LPC interface, mux with BMC to enable BMC the capability to perform BIOS upgrade and Recovery
- SPI interface for TPM header
- SMBUS interface (master & slave)
- Intel® Server Platform Services (SPS) 4.0 Firmware with Intel® Node Manager
- PECI access to CPU
- SMLink0 connect to BMC
- Intel® Manageability Engine (ME) obtain HSC PMBus related information directly.
- Intel® ME SMLink1 connects to Hot swap controller PMBus interface by default.
- BMC connected to HSC PMBus, so it masters HSC PMBus related feature flexibly.
- Temperature sensors reading from BMC
- PCH SKUs
- Board design shall support all PCH SKUs in terms of power delivery and thermal design.

5.5 **PCIe Usage**

PCIe lanes are configured according to Figure 5-3 and Table 5-2:

![Figure 5-3 PCIe Usage](image-url)
<table>
<thead>
<tr>
<th></th>
<th>PE0(Lane0-7)</th>
<th>PE1(Lane0-15)</th>
<th>PE2(Lane0-15)</th>
<th>PE3(Lane0-15)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU0</td>
<td>X8</td>
<td>2 X4</td>
<td>X16</td>
<td>X16</td>
</tr>
<tr>
<td></td>
<td>Oculink for FPGA card</td>
<td>M.2</td>
<td>PCIe Slot 3</td>
<td>PCIe Slot 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU1</td>
<td>PE1(Lane0-15)</td>
<td>x16</td>
<td>PCIe Slot 9</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PE2(Lane0-15)</td>
<td>X16</td>
<td>PCIe Slot 5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PE3(Lane0-15)</td>
<td>X16</td>
<td>PCIe Slot 7</td>
<td></td>
</tr>
<tr>
<td>CPU2</td>
<td>PE1(Lane0-15)</td>
<td>2 x8</td>
<td>2 x8 Slimline</td>
<td>PCIe Slot 6</td>
</tr>
<tr>
<td></td>
<td>PE2(Lane0-15)</td>
<td>x16</td>
<td>PCIe Slot 8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PE3(Lane0-15)</td>
<td>X16</td>
<td>PCIe Slot 6</td>
<td></td>
</tr>
<tr>
<td>CPU3</td>
<td>PE0(Lane0-7)</td>
<td>2 X4</td>
<td>M.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PE1(Lane0-15)</td>
<td>x16</td>
<td>PCIe Slot 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PE2(Lane0-15)</td>
<td>X16</td>
<td>PCIe Slot 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PE3(Lane0-15)</td>
<td>2 x8</td>
<td>2 x8 Slimline</td>
<td></td>
</tr>
</tbody>
</table>

Table 5-2

### 5.6 MB PCB Stack Up
6. **I/O System**

This section describes the motherboard I/O system.

### 6.1 PCIe x 16 Slot
The motherboard has 9 pcs PCIe x16 slots used by four kinds of PCIe riser cards. Figure 6-1 illustrates the source of PCIe x16 slots.

Figure 6-1 PCIe x16 slot

### 6.2 Riser Card Type

There are four kinds of PCIe riser cards as follow.

#### 6.2.1 GPU BOX Sliver riser card
This riser card connect to HGX-1GPU BOX.

6.2.2 2x16 Slot riser card

This riser card can support two standards PCIe x16. One connector is from PCIe slot, the other one is from 2*x8 Slimline connectors.
6.2.3 GPU 1x16 slot riser card

This riser card supports a GPU board.

6.2.4 4 M.2 carrier
This riser card support four M.2 cards.

### 6.3 DIMM Slot

Total 48 DIMMs, DIMM 1 is Black, DIMM0 is White.

![DIMM Topology](image)

**Figure 6-2 DIMM Topology**

### 6.4 Network

#### 6.4.1 Management network

The motherboard has one management network interface for BMC’s connection. Dedicated RJ45 port for Board management, driven by BMC through RMII/NC-SI.

### 6.5 USB

The Motherboard has two external USB2.0/3.0 connectors located in Front edge of Motherboard and one internal USB 2.0 header. BIOS should support follow devices on USB ports available on Motherboard:

- USB Keyboard and mouse
- USB flash drive (bootable)
- USB hard drive (bootable)
- USB optical drive (bootable)
6.6 sSATA

The motherboard can support 1x 3.5” hard disks.

6.6.1 1x sSATA

The motherboard has Intel® Lewisburg PCH on board, which has a sSATA controller. It support 1x sSATA 3.0 port.
6.7 M.2

The motherboard supports 5x PCIe M.2 devices on board and 8 pcs PCIe 4x M.2 carrier as chapter 6.2.4

6.8 Fan

The motherboard holds 2 pcs system FAN connectors. Each FAN has 8 pins, which includes two DC power pins, two GND pins, two TACH pins, one PRESENT pin and one PWM pin. They are used to support dual rotor FAN that share PWM control signal and PRESENT signal but it has separate TACH signal. FAN connector pin’s definition is listed in Table 6-1, and FAN connector diagram is shown in Figure 6-5. Rated voltage of FAN is 12 VDC, and rated current is 5000 mA/Max, 5750 mA.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INFAN 12 VDC</td>
</tr>
<tr>
<td>2</td>
<td>OUTFAN 12 VDC</td>
</tr>
<tr>
<td>3</td>
<td>INFAN TACH</td>
</tr>
<tr>
<td>4</td>
<td>Present</td>
</tr>
<tr>
<td>5</td>
<td>OUTFAN GND</td>
</tr>
<tr>
<td>6</td>
<td>OUTFAN 12 VDC</td>
</tr>
<tr>
<td>7</td>
<td>OUTFAN TACH</td>
</tr>
<tr>
<td>8</td>
<td>INFAN &amp; OUTFAN PWM</td>
</tr>
</tbody>
</table>

Table 6-1
6.9 LED

► Power status LED, Green/Orange
--When power on, turn on green LED
--When Power off, turn on orange LED

► UID status LED, Blue
--When device is selected, turn on LED
--When device is not selected, turn off LED

► Attention status LED: RED
--When system is abnormal, turn on LED
--When system is normal or power off, turn off LED

6.10 TPM

The Motherboard supports one TPM with SPI interface.

6.11 Header

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
<th>Location</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM_MFG_MODE</td>
<td>1-2:Enable Manufacture Mode 2-3:Disable Manufacture Mode</td>
<td>J70</td>
<td>Default 2-3</td>
</tr>
<tr>
<td>HDA_SDO</td>
<td>1-2:Disable Flash Override 2-3:Enable Flash Override</td>
<td>J72</td>
<td>Default 1-2</td>
</tr>
<tr>
<td></td>
<td>1-2: Normal Operation Also Top Swap Disable</td>
<td>J120</td>
<td>Default 1-2</td>
</tr>
<tr>
<td></td>
<td>2-3: Recover BIOS Also Top Swap Enable</td>
<td>J90</td>
<td>Default 1-2</td>
</tr>
</tbody>
</table>

7. Power system

7.1 System Power budget
Table 7-1 System Power Budget

<table>
<thead>
<tr>
<th>Rail</th>
<th>Voltage(V)</th>
<th>Current (A)</th>
<th>Power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC OUT</td>
<td>4.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 3.3V</td>
<td>3.30</td>
<td>3.00</td>
<td>9.90</td>
</tr>
<tr>
<td>PCI_E 5V</td>
<td>5.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 12V</td>
<td>12.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 3.3V</td>
<td>3.30</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 5V</td>
<td>5.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 12V</td>
<td>12.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 3.3V</td>
<td>3.30</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 5V</td>
<td>5.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>PCI_E 12V</td>
<td>12.00</td>
<td>0.00</td>
<td>0.00</td>
</tr>
</tbody>
</table>

7.2 Power Simple Topology

7.3 Input voltage Level

The nominal input voltage delivered by the power supply is 12.2V DC nominal at light loading with a range of 11.8V to 12.6V.
## 7.4 DC-DC Power Design

### 7.4.1 CPU VR

CPU VR follow latest VR13 SPEC. Using the minimum number of total phases to support the maximum CPU power. CPU VR have auto phase dropping feature, and run at optimized phase count among 1, 2, 3,..., and maximum phase count. CPU VR support all Power States to allow the VRM to operate at its peak efficiency at light loading.

### 7.4.2 DIMM VR

DIMM VR support auto phase dropping for high efficiency across loading. DIMM VR compliant to latest VR13 specification.

### 7.4.3 Detail design

<table>
<thead>
<tr>
<th>Power Rail</th>
<th>VOUT</th>
<th>VIN</th>
<th>VR Type</th>
<th>VR QTY /BRD</th>
<th>VR Controller IC and FET</th>
<th>SMBus Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>PVCCIN_CPU0</td>
<td>SVID</td>
<td>P12V_A</td>
<td>Switcher</td>
<td>2</td>
<td>MPS MP2965+7Phase MP86956;</td>
<td>CPU0:0X40</td>
</tr>
<tr>
<td>PVCCIN_CPU3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU1:0X40</td>
</tr>
<tr>
<td>PVCCIN_CPU1</td>
<td>SVID</td>
<td>P12V_B</td>
<td>Switcher</td>
<td>2</td>
<td>Infineon PXE1110C+1Phase TDA21470</td>
<td>CPU2:0X40</td>
</tr>
<tr>
<td>PVCCIN_CPU2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU3:0X40</td>
</tr>
<tr>
<td>PVCCSA_CPU0</td>
<td>SVID</td>
<td>P12V_A</td>
<td>Switcher</td>
<td>2</td>
<td>Infineon PXE1110C+1Phase TDA21470</td>
<td>With I2C SW</td>
</tr>
<tr>
<td>PVCCSA_CPU3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU0:0XC8</td>
</tr>
<tr>
<td>PVCCSA_CPU1</td>
<td>SVID</td>
<td>P12V_B</td>
<td>Switcher</td>
<td>2</td>
<td>Infineon PXE1110C+1Phase TDA21470</td>
<td>CPU1:0XC8</td>
</tr>
<tr>
<td>PVCCSA_CPU2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU2:0XC8</td>
</tr>
<tr>
<td>PVCCIO_CPU0</td>
<td>SVID</td>
<td>P12V_A</td>
<td>Switcher</td>
<td>2</td>
<td>Infineon IR38163</td>
<td>CPU3:0XC8</td>
</tr>
<tr>
<td>PVCCIO_CPU3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>With I2C SW</td>
</tr>
</tbody>
</table>

### Table 7-2 PSU Output Characteristics

<table>
<thead>
<tr>
<th></th>
<th>Typical</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC Input</td>
<td>230V</td>
<td>180V</td>
<td>264V</td>
</tr>
<tr>
<td>DC Input</td>
<td>270V</td>
<td>164V</td>
<td>300V</td>
</tr>
<tr>
<td>Output Main</td>
<td>12.2V</td>
<td>11.8V</td>
<td>12.6V</td>
</tr>
<tr>
<td>Output STBY</td>
<td>12.0V</td>
<td>11.4V</td>
<td>12.6V</td>
</tr>
<tr>
<td>PVCCIO_CPU1</td>
<td>PVCCIO_CPU2</td>
<td>SVID</td>
<td>P12V_B</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------</td>
<td>------</td>
<td>--------</td>
</tr>
<tr>
<td>PVDDQ_ABC</td>
<td>PVDDQ_DEF</td>
<td>1.2V</td>
<td>P12V_A</td>
</tr>
<tr>
<td>PVDDQ_GHJ</td>
<td>PVDDQ_KLM</td>
<td>1.2V</td>
<td>P12V_B</td>
</tr>
<tr>
<td>PVTN_ABC</td>
<td>PVTN_DEF</td>
<td>0.6V</td>
<td>P12V_A</td>
</tr>
<tr>
<td>PVTN_GHJ</td>
<td>PVTN_KLM</td>
<td>0.6V</td>
<td>P12V_B</td>
</tr>
<tr>
<td>PVPP_ABC</td>
<td>PVPP_DEF</td>
<td>2.5V</td>
<td>P12V_A</td>
</tr>
<tr>
<td>PVPP_GHJ</td>
<td>PVPP_KLM</td>
<td>2.5V</td>
<td>P12V_B</td>
</tr>
<tr>
<td>PVNN_STBY_PCH</td>
<td>PVNN_STBY_PCH</td>
<td>0.85V</td>
<td>P12V_STBY</td>
</tr>
<tr>
<td>P1V05_STBY</td>
<td>P1V05_STBY</td>
<td>1.05V</td>
<td>P12V_STBY</td>
</tr>
<tr>
<td>P1V8_STBY</td>
<td>P1V8_STBY</td>
<td>1.8V</td>
<td>P12V_STBY</td>
</tr>
<tr>
<td>P3V3_STBY</td>
<td>P3V3_STBY</td>
<td>3.3V</td>
<td>P12V_STBY</td>
</tr>
<tr>
<td>P2V5_STBY</td>
<td>P2V5_STBY</td>
<td>2.5V</td>
<td>P3V3_STBY</td>
</tr>
<tr>
<td>P1V2_STBY</td>
<td>P1V2_STBY</td>
<td>1.2V</td>
<td>P2V5_STBY</td>
</tr>
<tr>
<td>P1V15_STBY</td>
<td>P1V15_STBY</td>
<td>1.15V</td>
<td>P12V_STBY</td>
</tr>
<tr>
<td>P5V</td>
<td>P5V</td>
<td>5.0V</td>
<td>P12V_B</td>
</tr>
<tr>
<td>P3V3</td>
<td>P3V3</td>
<td>3.3V</td>
<td>P12V_A</td>
</tr>
</tbody>
</table>
### 8. BIOS

#### 8.1 BIOS Description

##### 8.1.1 BIOS Chip

The BIOS chip uses PCH’s SPI interface through BMC controlled MUX.

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Code Base Vendor</td>
<td>AMI AptioV</td>
</tr>
<tr>
<td>BIOS Image Size</td>
<td>16MB</td>
</tr>
<tr>
<td>ROM Image Size</td>
<td>32MB</td>
</tr>
</tbody>
</table>

##### 8.1.2 BIOS Source Code

BIOS Code based on AMI Purley LightningRidge CRB code, using Intel EDKII software architecture.

#### 8.2 BIOS Features

##### 8.2.1 BIOS Supported Specifications

- PCI Express Base Specification Version 4.0
- PCI Local Bus Specification Version 3.0
- PCI Firmware Specification Version 3.2
- Advanced Configuration and Power Interface Specification 5.0 or later
- System Management BIOS (SMBIOS) Specification 3.2.0 or later
- Plug and Play BIOS Specification, Revision 1.0A
- Serial ATA Specification 3.0 or later
- AHCI Specification 1.3
- EDD (BIOS Enhanced Disk Drive) Specification V3.0 Revision 0.8
- Bootable CD-ROM Format Specification, Version 1.0
- TCG EFI Platform Specification
- Functionality and Interface Specification of Cryptographic Support Platform for Trusted Computing (Chinese TCM)
- UEFI Specification 2.3.1 or later
- UEFI PI Specification 1.7 or later
- UEFI SCT 2.3
- NIST 800-147 BIOS Protection Guidelines
- NIST 800-147B BIOS Protection Guidelines for Server
- Intelligent Platform Management Interface Specification V2.0
8.2.2 BIOS Error Handle

The BIOS should support reporting the following POST or error SEL log to BMC and standard RAS feature. From the SEL log, the user may know the specific location of device that the error happens with. And the system could be more reliable with the RAS feature.

- BIOS support IPMI SEL Log
- BIOS support machine check error
- BIOS support DDR4 command/Address parity check
- BIOS support memory mirroring
- BIOS support memory demand/patrol scrubbing
- BIOS support memory rank/multi rank sparing
- BIOS support Intel QPI Clock Fail over
- BIOS support PCI Express Advanced Error Reporting
- BIOS support PCI Express Enhanced Root Port Error Reporting
- BIOS support EMCA gen 2

8.2.3 BIOS Setup Screen

BIOS setup options are included but not limited to the following options:

- BIOS setup support modifying active core numbers
  The BIOS setup shall display the total core numbers and the active core numbers of every CPU. And the user shall be allowed to disable any number of cores supported.

- BIOS setup support enable/disable HT
  Hyper Thread option shall be enabled by default. Only one thread is active if HT is disabled.

- BIOS setup support enable/disable VT-X/VT-D/SR-IOV
  These items shall be enabled if virtualization function is need and could be disabled if not.

- BIOS setup support displaying the L1/L2/L3 cache of CPU
The L1/L2/L3 cache size of CPU should be displayed on the main page of BIOS Setup.

- BIOS setup support enable/disable Turbo Boost
  Turbo Mode opportunistically, and automatically, allows processor cores to run faster than the marked frequency if the physical processor is operating below power, temperature and current specification limits. Turbo Mode can be enabled or disabled by the BIOS and it will increase the performance of workloads.

- BIOS setup support enable/disable P-state (EIST)
  Enhanced Intel Speed Step Technology support shall be controlled by the BIOS. EIST, which offers the capability to support a multitude of processor performance states, allows the processor to dynamically adjust frequency and voltage based on power versus performance needs. EIST should be enabled by default.

- BIOS setup support enable/disable C-state
  Multiple low power idle states (C0/C1/C1E/C6) should be typically implemented by the BIOS. Enable C state could minimize the idle power consumption of the processor. C state may be set disabled by default for the system performance.

- BIOS setup support enable/disable PCIE ASPM
  ASPM operation may be controlled by the BIOS. Optimal power consumption could be obtained if ASPM is enabled, however, some instances of performance impact can be observed.

- BIOS setup support enable/disable PXE boot
  The BIOS should support UEFI and Legacy PXE boot by default and they may be disabled under BIOS setup. PXE will be booted directly if F12 is pressed during the POST process.

- BIOS setup support performance/efficient/custom
  The BIOS is set to performance mode by default. The user may change to efficient mode for power saving or to custom mode under BIOS setup if they want.
### 8.2.4 SMBIOS

The BIOS shall provide support for the System Management BIOS (SMBIOS) Reference Specification, Version 3.2.0 or later. The BIOS shall implement the following SMBIOS tables:

<table>
<thead>
<tr>
<th>Type</th>
<th>Structure</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>BIOS Information</td>
</tr>
<tr>
<td>1</td>
<td>System Information</td>
</tr>
<tr>
<td>2</td>
<td>Base Board Information</td>
</tr>
<tr>
<td>3</td>
<td>System Enclosure or Chassis</td>
</tr>
<tr>
<td>4</td>
<td>Processor Information</td>
</tr>
<tr>
<td>7</td>
<td>Cache Information</td>
</tr>
<tr>
<td>8</td>
<td>Port Connector Information</td>
</tr>
<tr>
<td>9</td>
<td>System Slots</td>
</tr>
<tr>
<td>11</td>
<td>OEM Strings</td>
</tr>
<tr>
<td>13</td>
<td>BIOS Language Information</td>
</tr>
<tr>
<td>16</td>
<td>Physical Memory Array</td>
</tr>
<tr>
<td>17</td>
<td>Memory Device</td>
</tr>
<tr>
<td>19</td>
<td>Memory Array Mapped Address</td>
</tr>
<tr>
<td>38</td>
<td>IPMI Device Information</td>
</tr>
<tr>
<td>39</td>
<td>System Power Supply</td>
</tr>
<tr>
<td>41</td>
<td>Onboard Devices Extended Information</td>
</tr>
<tr>
<td>127</td>
<td>End-of-Table</td>
</tr>
</tbody>
</table>

### 8.2.5 Boot

- BIOS Support SAS, SATA and PXE boot.

  The BIOS shall support booting to SAS device, SATA disk or PXE boot option.

- BIOS Support Changing boot priority
Boot priority shall be changed under BIOS setup and boot option shall be allowed to be disabled or enabled.

- BIOS support modifying BOOT sequence via IPMI commands:
  The sequence of boot option shall be adjusted with IPMI raw or chassis command. This change should be one-time or persistent.

- BIOS support Boot Retry:
  Enable: If there is no bootable device found, BIOS should keep loop searching for bootable device.
  Disable: If there is no bootable device found, BIOS will stop boot and show” Reboot and Select proper Boot device or Insert Boot Media in selected Boot device and press a key”.

BIOS shall support UEFI and legacy boot mode options, and UEFI and legacy boot mode shall have independent boot loop.

8.2.6 BIOS Update

- BIOS support USB Storage Device Recovery
  The BIOS may supporting recovery via a USB storage with a BIOS image in it when the BIOS of the system is corrupted with incomplete functionality.

- BIOS support Update BIOS Image through BMC
  The BIOS shall support being flashed via BMC Web GUI. There may be two upgrade modes, “BIOS+ME” and “BIOS only”. And there should be a checkbox of “Keep BIOS Setup Option” for users, so they can choose whether the NVRAM should be cleared.

- BIOS support Update BIOS in UEFI Shell, Windows OS & Linux OS
  The BIOS shall support for flashing BIOS under UEFI Shell, Windows and Linux with AMI AFU tools. And with different parameters, BIOS region, ME region or other region could be flashed separately.

9. BMC

BMC is an independent system of host server system. This independent system has its own
processor and memory; The host system can be managed by BMC system even if host hardware or OS hang or went down.

9.1 Main Feature

- Support IPMI 2.0, IPMI Interface include KCS, LAN, IPMB
- Management Protocol, IPMI2.0, HTTPS, SNMP, Smash CLI
- Web GUI
- Redfish
- Management Network Interface, Dedicated/NCSI
- Console Redirection(KVM) and Virtual Media
- Serial Over Lan(SOL)
- Diagnostic Logs, System Event Log (SEL), Blackbox Log, Audit Log
- Hardware watchdog timer, Fans will full speed when BMC no response in 4 mins
- Intel® Intelligent Power Node Manager 4.0 support
- Event Alert, SNMP Trap(v1/v2c/v3), Email Alert and Syslog
- Dual BMC firmware image support
- Storage, Monitor RAID Controller/HDD/Virtual HDD
- Firmware update, BMC/BIOS/CPLD
- Device State Monitor and Diagnostic

9.2 Integrated BMC Hardware

ASPEED AST2500 Baseboard Management Controller, at the center of the server management subsystem is the ASPEED AST2500 integrated Baseboard Management Controller. This device provides support for many platform functions including system video capabilities, legacy Super I/O functions, hardware monitoring functions, and incorporates an ARM1176JZF-S 32-bit RISC CPU microcontroller to host an IPMI 2.0 compliant server management firmware stack.

The following functionality is integrated into the component:

- Baseboard Management Controller (BMC) with peripherals
- Server class Super I/O (SIO)
- Graphics controller
- Remote KVM redirection, USB media redirection, and HW Encryption

The eSPI/LPC interface to the host is used for SIO and BMC communication. The eSPI/LPC Bus interface provides IPMI Compliant KCS and BT interfaces.

The PCI Express interface is mainly used for the graphics controller interface to communicate with the host. The graphics controller is a VGA-compliant controller with 2D hardware acceleration and full bus master support. The graphics controller can support up to 1920x1200
resolution at high refresh rates. The PCI Express interface is also used for BMC messaging to other system devices using MCTP protocol.

The USB 2.0 Hub interface is used for remote keyboard and mouse, and remote storage support. BMC supports various storage devices such as CDROM, DVDROM, CDROM (ISO image), floppy and USB flash disk. Any of the storage devices can be used as a boot device and the host can boot from this remote media via redirection over the USB interface.

For the main capabilities of the BMC AST2500.BMC provide the 10/100/1000M local RJ45 management connector through BCM54612 and enable the communication between BMC and OCP A/PCH with NCSI BUS.

10. Thermal Design Requirements

To meet thermal reliability requirement, the thermal and cooling solution should dissipate heat from the components when system operating at its maximum thermal power. The thermal solution should be found by setting a high power target for initial design in order to avoid redesign of cooling solution; however, the final thermal solution of the system should be most optimized and energy efficient under data center environmental conditions with the lowest capital and operating costs. Thermal solution should not allow any overheating issue for any components in system.

The heat dissipation system includes 8pcs 6056Fan & 4 CPU HS, which can support normal operation at 35 C without risk of over-temperature and device frequency reduction. According to the maximum configuration evaluation, the heat dissipation under 205W CPU*4+3 300W GPU configuration is risk-free. The proportion of heat dissipation power is less than 12% under the normal operation of the system.

10.1 Data Center Environmental Conditions

The thermal design needs to satisfy the data center operational conditions as described below.

10.1.1 Altitude

Data centers could be located up to 1500 meters above sea level.
In the simulation, the influence of altitude factor is considered. The simulation is carried out according to the air density at 1500 meters altitude. The PA test is carried out at high altitude and low pressure, and the test data do not exceed the temperature.

10.1.2 Cold-Aisle temperature

We adopt the most advanced PID control fan method in the industry. The fan speed is positively correlated with the device temperature. Within the maximum heat dissipation capacity of the system, it can ensure that all parts of the system are running in spec, so as to achieve the best point of system power consumption and heat dissipation reliability.

10.1.3 R.H

Most data centers will maintain the relative humidity to be between 20% and 80%. In the thermal design, the environmental condition changes due to the high altitude may not be considered when the thermal design can meet the requirement with maximum relative humidity, 80%.

PA test and heat dissipation test will be carried out in the most stringent test environment, 80% humidity or even higher humidity are tested.

10.2 Server operational condition

10.2.1 Inlet Temperature

Inlet sensor has an accuracy of (+1 C). We will test the heat dissipation at the temperature of 20, 25, 30 and 35 to verify our heat dissipation scheme. Heat dissipation test will grab as many temperatures as possible in the system to judge, all temperatures can be passed.

10.2.2 Fan Redundancy

The server fans at N+1 redundancy should be sufficient for cooling server components to temperatures below their maximum spec to prevent server shut down or to prevent either CPU or memory throttling. Fan redundancy function is designed as our heat dissipation index at the beginning of the design.

10.2.3 Thermal Margin
The thermal margin is the difference between the maximum theoretical safe temperature and the actual temperature. The board design operates at an inlet temperature of 35°C (95°F) outside of the system with a minimum 2% thermal margin for every component on the card. Otherwise, the thermal margin for every component in the system is at least 7% for inlet temperature up to 30°C. According to the test results, the heat dissipation of high-risk heat dissipation components in the system can meet the margin requirement of 2%. The CPU part of the maximum heat dissipation pressure component has a residual of about 5 °C ~35 °C, and the GPU part has a residual of about 4 °C.

10.3 Thermal kit requirements

10.3.1 Heat Sink
The heat sink design should choose to be most optimized design with lowest cost. The heat sink design should be reliable and the most energy efficient design that satisfies all the conditions described above. The system uses 2U standard Purley platform radiator. In order to consider the power consumption and reliability of the system, under the CPU shadow layout, there is a differentiated design part to minimize the temperature difference of the CPU.

10.3.2 System Fan
The system fan must be highly power-efficient with dual bearing. The propagation of vibration cause by fan rotation should be minimized and limited. The frame size of fan is 60x60x56mm and the quantity of fan is 8PCS. The power supply for fan should use 2 pin P12V to avoid current over spec. Under the normal operation condition of the system, the fan efficiency reaches more than 40%. The maximum current of the fan is 5.7A/unit.

10.3.3 Air-Duct
The air duct needs to be part of the motherboard tray cover, and must be most energy efficient design. The air-duct design should be simple and easily serviceable. For
different config, system can change the air-duct to meet. Using highly green material or reusable material for the air duct is preferred. The design of the wind guide hood takes into account the different configuration and collocation as well as the possible expansion in the future. On the basis of meeting the heat dissipation requirements, it is as simple and practical as possible.

10.3.4 Thermal sensor

The sensors we have used all high-precision sensors. Inlet sensor can guarantee the accuracy of ±1°C, and other sensors can guarantee the accuracy of ±2°C.

11. Environmental and Regulations

11.1 Motherboard high altitude

11.1.1 Operational at 1500 meters above sea level
11.1.2 Non-Operational at 12192 meters above sea level

11.2 Motherboard relative humidity

11.2.1 Operating and Storage relative humidity: 10% to 90% (non-condensing)

11.3 Motherboard Temperature

11.3.1 operating temperature range: -5°C to +45°C
11.3.2 Storage temperature range: -40°C to +70°C
11.3.3 Transportation temperature range: -40°C to +70°C (short-term storage)

11.4 Full system high altitude

11.4.1 Operational at 1500 meters above sea level
11.4.2 Non-Operational at 12192 meters above sea level

11.5 Full system relative humidity

11.5.1 Operating and Storage relative humidity: 10% to 90% (non-condensing)

11.6 Full system Temperature

11.6.1 operating temperature range: -5°C to +35°C
11.6.2 Storage temperature range: -40°C to +70°C

11.6.3 Transportation temperature range: -40°C to +70°C (short-term storage)

11.7 Full system Vibration & Shock

11.7.1 Operating Vibration:
0.2g acceleration, 5 to 500 Hz, 15 minutes per each of the three axes, Transportation temperature range: -40°C to +70°C (short-term storage)

11.7.2 Non-Operating Vibration:
2.2g acceleration, 5 to 500 Hz, 10 minutes per each of the three axes

11.7.3 Operating Shock: 2g, half-sine 11mS, 100 shocks per each of the three axes.

11.7.4 Non-Operating Shock: 25g, 2 shocks per face

12. Mechanical

12.1 External Chassis

3U Rack mount sever in 19-inch rack frame. Chassis form factor: 943mm(D)*441mm(W)*130mm(H).

There are 2 kinds of chassis. The 8*M.2/GPU-BOX and the GPU Chassis Form-Factor.
12.2 HDD Carrier

1x3.5” HDD Carrier is supported. Tool-less design is preferred.
Fan module should be hot-plug and convenient for disassembly and assembly.

PCIe related designs should follow PCIe specification. At first the PCIe device is needed to assembled into the PCIe bracket, then assemble into the chassis. The PCIe card’s assembled method is relatively simply. It is tool-less design.
12.5 Front View

GPU-Box interconnection or up to 8Xm.2 or up to 3GPU is supported.
12.6 Rear View

8 Fan and 4PSU is supported.

Figure 12-8: Rear View

13. Labels and Markings

13.1 Labels

The motherboard shall include the labels such as adhesive and silk screen labels on the component side of the motherboard.

13.2 Markings

The motherboard shall include the markings such as adhesive and silk screen markings in accordance with required international certification.

The Whistler shall include the following labels on the component side of the motherboard. The labels shall not be placed in a way that may cause them to disrupt the functionality or the air flow path of system.

<table>
<thead>
<tr>
<th>Open top panel stickers</th>
<th>Adhesive label</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Component description stickers (rear panel view、motherboard view......)</td>
<td>Adhesive label</td>
<td>Yes</td>
</tr>
<tr>
<td>Host nameplate label</td>
<td>Adhesive label</td>
<td>Yes</td>
</tr>
<tr>
<td>Carton configuration label</td>
<td>Adhesive label</td>
<td>Yes</td>
</tr>
<tr>
<td>The serial number label</td>
<td>Adhesive label</td>
<td>Yes</td>
</tr>
<tr>
<td>Certification label (FCC)</td>
<td>Adhesive label</td>
<td>Yes</td>
</tr>
<tr>
<td>Remove the protective film label</td>
<td>Adhesive label</td>
<td>Yes</td>
</tr>
<tr>
<td>More power supply label</td>
<td>Adhesive label</td>
<td>Yes</td>
</tr>
</tbody>
</table>