Edgecore AS5915-18X
Disaggregated Cell Site Gateway Specification
Revision 1.2
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Author</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2</td>
<td>2/1/2021</td>
<td>Matt Roman</td>
<td>Initial OCP Release</td>
</tr>
</tbody>
</table>


Contents

Revision History .................................................................................................................. 2
Licenses ................................................................................................................................. 5
Scope .................................................................................................................................... 7
Overview ............................................................................................................................... 7
  Environmental ...................................................................................................................... 7
  Timing support .................................................................................................................... 7
  Switch Silicon ..................................................................................................................... 7
Physical Overview ................................................................................................................. 8
  Front View .......................................................................................................................... 8
  Rear View ........................................................................................................................... 8
  Dimensions ......................................................................................................................... 9
Top View .................................................................................................................................. 9
Network / Timing Port LEDs ................................................................................................ 10
System LEDs ....................................................................................................................... 11
Console Port .......................................................................................................................... 12
System Overview: .................................................................................................................. 13
  Main PCB Block Diagram .................................................................................................. 13
  CPU Module block diagram ............................................................................................. 14
  PCB Board Set ................................................................................................................... 15
    Main board PCB Dimension ............................................................................................ 15
Placement Main board ........................................................................................................... 16
  CPU Board Dimension ...................................................................................................... 17
Placement CPU Board ......................................................................................................... 17
Mechanical ............................................................................................................................. 18
Cooling Method ..................................................................................................................... 18
  FAN characteristics: ......................................................................................................... 19
  Power Supplies .................................................................................................................. 22
  Pinout&DC inlet connector ............................................................................................... 22
MISC Push Button .................................................................................................................. 23
I2C Diagram............................................................................................................................. 24
BCM88272 Serdes Mapping.................................................................................................... 25
Broadcom 54140 PHY ............................................................................................................ 26
PHY Features ......................................................................................................................... 27
System CPLDs and FPGA ........................................................................................................ 27
Specifications and Standards .................................................................................................. 29
Software Support .................................................................................................................... 30
  BIOS support......................................................................................................................... 30
  ONIE .................................................................................................................................... 30
Open Network Linux ................................................................................................................ 30
**Licenses**

All semiconductor devices that may be referred to in this specification, or required to manufacture products described in this specification, will be considered referenced only, and no intellectual property rights embodied in or covering such semiconductor devices shall be licensed as a result of this specification or such references. Notwithstanding anything to the contrary in the CLA, the licenses set forth therein do not apply to the intellectual property rights included in or related to the semi-conductor devices identified in the specification. These references include without limitation the reference to devices listed below. For clarity, no patent claim that reads on such semiconductor devices will be considered a “Granted Claim” under the applicable Contributor License Agreement for this specification.

<table>
<thead>
<tr>
<th>Feature</th>
<th>AS5915-18X</th>
</tr>
</thead>
</table>
| CPU sub-system | CPU: Intel® Atom™ Processor C3308, 1.6GHz  
DDR SDRAM: 8GB x 1 2400MHz with ECC (SO-DIMM) DDR4  
SPI Flash (Boot): 16MB x 2  
M.2 SSD: 32GB TLC  
TPM: SLB 9665XT2.0 FW5.63 INFINEON |
| Management     | UART RS232 console port (RJ45), Out-band Management Ethernet port (RJ45) |
| Timing         | 1PPS IN and 1PPS OUT(SMB), 10MHz IN and 10MHz OUT (SMB),  
BITS (RJ45), ToD PPS (RJ45) |
| MAC            | Broadcom BCM88272, 64Gbps full duplex switching |
| Ethernet Ports | 6x 10GE SFP+, 8x 1/2.5GE SFP and 4x 1GE RJ45 |
| CPLD           | Altera 5M2210ZF324I5N                |
| FPGA           | Altera EP4CGX50CF2317N               |
| PSU            | Max 180W output, DC to DC, 1+1 redundant load-sharing  
Ability to support AC to DC power supply 1+1 redundant in another SKU variant |
| Cooling        | 4 pcs fixed 40mm x40mm x 28mm, 12V fans, support 3+1 redundancy mode  
Notes: The airflow is left to right from front ports view  
There is support for a removeable fan filter on the left side of the unit. |
| Dimension      | L (Depth): 240mm  
W (Width): 440mm  
H (Height): 43.7mm [1RU tall] |
As of February 1, 2021 this specification is contributed under the OCP Contributor Licensing Agreement (OCP-CLA) by the following entities:
Acton Technology Corporation, through its subsidiary Edgecore Networks Corporation

Limitations of the OCP CLA license are noted below:
No Limitations

You can review the signed copies of the OCP-CLA for this specification on the OCP website. http://www.opencompute.org/products/specsanddesign
Usage of this specification is governed by the OCPHL permissive. You can review this license at http://www.opencompute.org/participate/legal-documents/

Your use of this Specification may be subject to other third-party rights. THIS SPECIFICATION IS PROVIDED "AS IS." The contributors expressly disclaim any warranties (express, implied, or otherwise), including implied warranties of merchantability, non-infringement, fitness for a particular purpose, or title, related to the Specification. The entire risk as to implementing or otherwise using the Specification is assumed by the Specification implementer and user. IN NO EVENT WILL ANY PARTY BE LIABLE TO ANY OTHER PARTY FOR LOST PROFITS OR ANY FORM OF INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES OF ANY CHARACTER FROM ANY CAUSES OF ACTION OF ANY KIND WITH RESPECT TO THIS SPECIFICATION OR ITS GOVERNING AGREEMENT, WHETHER BASED ON BREACH OF CONTRACT, TORT (INCLUDING NEGLIGENCE), OR OTHERWISE, AND WHETHER OR NOT THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**Scope**
This document outlines the technical specifications for the Edgecore AS5915-18X Open Disaggregated Cell Site Gateway Platform contributed to Open Compute.

**Overview**

This document describes the technical specifications of the AS5915-18X Disaggregated Cell Site Gateway designed by Edgecore Networks Corporation. The AS5915-18X is a cost optimized design focused on the aggregation of 1G/10G cellular equipment in the mobile backhaul network. The AS5915-18X is capable of supporting a broad set of IEEE 1588 PTP/SyncE features geared towards 4G and 5G timing needs.

The AS5915-18X supports eighteen network ports as follows:

- Six ports 10GE SFP+ interface operable in 1G/2.5G SFP as well.
- Eight ports 1/2.5G SFP interface.
- Four ports 1G RJ45 interface.

All network interface ports including the RJ45 support PTP and SyncE timing synchronization.

The AS5915-18X utilizes the Broadcom BCM88272 switching silicon and supports traditional features found in Telco switches such as:

- Deep Packet buffering.
- Ability to support a full set of SyncE/1588 timing synchronization functions.
- Support for installation in non-temperature controlled environments.
- Support a modular CPU card that allows flexibility in the CPU and/or memory configurations that can be offered.

**Environmental**
The AS5915-18X is designed for outside plant deployments in non-temperature controlled environments and supports deployment in operational environments ranging in temperature from -40C to +70C.

**Timing support**
The AS5915-18X supports a wide range of SyncE/1588 support including Boundary, Ordinary, and Transparent Clock support. The AS5915-18X supports timing ports such as BITS, TOD, and 1PPS and 10Mhz in/out. The timing synchronization for PTP and SyncE is also capable of being transmitted over all the line interfaces, such as the SFP+ and SFP and 1G RJ45 ports.

**Switch Silicon**
The AS5915-18X utilizes the Broadcom BCM88272 “Qumran-UX” switching silicon. This solution provides support for deep routing tables, large number virtual output queues for QOS, and external expandable packet buffering. The AS5915-18X is populated 4GB of external packet buffering supported by the BCM88272.
Physical Overview

Front View

The rear view of AS5915-18X includes the following key components:

- Chassis Grounding Location
### Dimensions

<table>
<thead>
<tr>
<th>Category</th>
<th>Millimeters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length (depth)</td>
<td>240mm</td>
</tr>
<tr>
<td>Width</td>
<td>440mm</td>
</tr>
<tr>
<td>Height</td>
<td>43.25±0.5 mm [1RU]</td>
</tr>
</tbody>
</table>

### Top View

- **Qumran UX BCM88272**
- **COMe Atom C**
- **4 Fans 23000 RPM Fan**
- **180W DC Converter**
- **6 SFP+**
- **8 SFP**
- **4 RJ45**
**Network / Timing Port LEDs**

Each network port has dedicated LEDs to indicate link status and activity. The ToD and BITS ports each have a dedicated LED to indicate Link status.

<table>
<thead>
<tr>
<th>LED</th>
<th>Condition</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFP+ Port LED (Port0 to Port5) (Link)</td>
<td>On/Green</td>
<td>SFP+ port has a valid link and the solid green to indicate link.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no link on the port.</td>
</tr>
<tr>
<td>SFP+ Port LED (Port0 to Port5) (Activity)</td>
<td>Flashing/Green</td>
<td>SFP+ port has a valid activity at 10G mode and the flashing green to indicate 10G activity.</td>
</tr>
<tr>
<td></td>
<td>Flashing/Amber</td>
<td>SFP+ port has a valid activity at 1G mode and the flashing blue to indicate 1G activity.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no activity on the port.</td>
</tr>
<tr>
<td>SFP Port LED (Port0 to Port7) (Link)</td>
<td>On/Green</td>
<td>SFP port has a valid link and the solid green to indicate link.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no link on the port.</td>
</tr>
<tr>
<td>SFP Port LED (Port0 to Port7) (Activity)</td>
<td>Flashing/Green</td>
<td>SFP port has a valid activity at 1G mode and the flashing green to indicate 1G activity.</td>
</tr>
<tr>
<td></td>
<td>Flashing/Amber</td>
<td>SFP port has a valid activity at 2.5G mode and flashing green to indicate 2.5G activity.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no activity on the port.</td>
</tr>
<tr>
<td>RJ45 Port LED (Port0 to Port3) (Link)</td>
<td>On/Green</td>
<td>Port has a valid link</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no link on the port.</td>
</tr>
<tr>
<td>RJ45 Port LED (Port0 to Port3) (Activity)</td>
<td>Flashing/Green</td>
<td>Flashing indicates activity.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no activity on the port.</td>
</tr>
<tr>
<td>MGMT Port LED (Link)</td>
<td>On/Green</td>
<td>Port has a valid link at 1G mode.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no link at 1G or link at 10M/100M mode.</td>
</tr>
<tr>
<td>MGMT Port LED (Activity)</td>
<td>On/Green</td>
<td>Link at 10M/100M/1G mode.</td>
</tr>
<tr>
<td></td>
<td>Flashing/Green</td>
<td>Flashing indicates activity.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no link/activity on the port.</td>
</tr>
<tr>
<td>ToD Status LED</td>
<td>On/Flashing Green</td>
<td>ToD port has an activity and the flashing to indicate activity.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no link on the port.</td>
</tr>
<tr>
<td>BITS Status LED</td>
<td>On/Flashing Green</td>
<td>Bits port has an activity and the flashing to indicate activity.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>There is no link on the port.</td>
</tr>
</tbody>
</table>

**System LEDs**

The system LEDs are used to indicate the status of power and system.

<table>
<thead>
<tr>
<th>LABEL</th>
<th>COLOR</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSU1 (PSU outputs 12V from 1st DC input connector)</td>
<td>Green</td>
<td>This 12V is operating normally.</td>
</tr>
<tr>
<td></td>
<td>Amber</td>
<td>PWR present but not power on or this power is fault.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>Power supply not present.</td>
</tr>
<tr>
<td>PSU2 (PSU outputs 12V from 2nd DC input connector)</td>
<td>Green</td>
<td>This 12V is operating normally.</td>
</tr>
<tr>
<td></td>
<td>Amber</td>
<td>PWR present but not power on or this power is fault.</td>
</tr>
<tr>
<td></td>
<td>Off</td>
<td>Power supply not present.</td>
</tr>
<tr>
<td>DIAG (Diagnostic)</td>
<td>Green Blink</td>
<td>System self-diagnostic test successfully completed.</td>
</tr>
<tr>
<td></td>
<td>Green Blink</td>
<td>System self-diagnostic test is in progress</td>
</tr>
<tr>
<td></td>
<td>Amber</td>
<td>System self-diagnostic test has detected a fault.</td>
</tr>
<tr>
<td>FAN</td>
<td>Green</td>
<td>System fans operating normally.</td>
</tr>
<tr>
<td></td>
<td>Green Blink</td>
<td>System fans are power off when ambient temperature is less than 10 degree C.</td>
</tr>
<tr>
<td>ALRM</td>
<td>Amber</td>
<td>System FAN tray present but is fault.</td>
</tr>
<tr>
<td>--------</td>
<td>-------</td>
<td>--------------------------------------</td>
</tr>
<tr>
<td></td>
<td>Green</td>
<td>System is operating normally.</td>
</tr>
<tr>
<td></td>
<td>Red</td>
<td>System is in alarm state.</td>
</tr>
<tr>
<td>LOC</td>
<td>Blue Flashing</td>
<td>Flashing by remote management command. Assists the technician in finding the right device for service in the rack.</td>
</tr>
<tr>
<td></td>
<td>OFF</td>
<td>Not a particular switch that technician need to find</td>
</tr>
</tbody>
</table>

**Console Port**

The console port interface conforms to the RJ45 electrical specification.
The interface supports asynchronous mode with default eight data bits, one stop bit, and no parity.
The unit will operate at any one of the following baud rates:
- 9600, 19200, 38400, 57600, **115200 (Default)**

<table>
<thead>
<tr>
<th>Pin number</th>
<th>Pin name</th>
<th>Pin number</th>
<th>Pin name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RTS</td>
<td>2</td>
<td>UART_TXD</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>6</td>
<td>UART_RxD</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>8</td>
<td>CTS</td>
</tr>
</tbody>
</table>
System Overview:

Main PCB Block Diagram
CPU Module block diagram

Atom C Series

Row AB

- PCIe x1, x2
- SATA 6Gb/s
- USB 3.0
- NC-SI
- SER 0/1
- SPI

Row CD

- PCIe x1, x2
- SATA 6Gb/s
- USB 3.0
- NC-SI
- SER 0/1
- SPI

Embedded Controller IT8528VG-I

COM Express® Type 7 Compact Module 125x95mm

Intel® Atom C Series

SO-DIMM 1

DDR4 ECC / Non ECC Dual Channel

Atom C Series

Intel I210-IT

SO-DIMM 2

PCIe #0~#3

TPM 2.0

Embedded Controller IT8528VG-I

1x PCIe 3.0 x1

1x PCIe 3.0 x2

1x PCIe 3.0 x8

2x USB 3.0

XGMII KR

SPI

LAN0

LAN1

LAN2

LAN3

HSIO #10

HSIO #8~9

HSIO #11~13

HSIO #16~17

HSIO #14,15

ROW AB

ROW CD

SMBus

BIOS

1x PCIe 3.0 x2

4x SPI

4x USB 2.0

NC-SI

SMBus

TPM 2.0

1x PCIe 3.0 x1

1x PCIe 3.0 x2

4x SPI

4x USB 2.0

NC-SI

SMBus

1x PCIe 3.0 x8

2x USB 3.0

XGMII KR

SPI

LAN0

LAN1

LAN2

LAN3

HSIO #0~7

HSIO #10

HSIO #16~17

HSIO #14,15

XGMII KR

SPI

LAN0

LAN1

LAN2

LAN3

HSIO #8~9

HSIO #11~13

HSIO #16~17

HSIO #14,15

LPC

TPM 2.0

SER0/SER1

PCIe #2~#3

SMBus

HSIO #10

HSIO #16~17

XGMII KR

SPI

LAN0

LAN1

LAN2

LAN3

HSIO #8~9

HSIO #11~13

HSIO #16~17

HSIO #14,15

LPC

TPM 2.0

SER0/SER1

PCIe #2~#3

SMBus
**PCB Board Set**

AS5915-18X is composed of two unique PCB assemblies as follows:

- Main switch PCB which supports the switching silicon and all front panel connections
- CPU module PCB (Type 7 Com Express) which provides the control processor and associated components

**Main board PCB Dimension**

Main board L x W = 230mm x 253.5mm
Placement Main board:

Mainboard TOP/Bottom PCB Placement
**CPU Board Dimension**

CPU board L x W = 125mm x 95mm

**Placement CPU Board**

Top View

Bottom View
**Mechanical**

**Mechanical Dimension**
Height: 43.7±0.5mm (1.720472 ± 0.196inch)
Width: 440.0±0.5mm (17.322834 ± 0.0196inch)
Depth: 240±0.5mm (9.448188 ± 0.0196inch)

**Cooling Method**
AS5915-18X system supports four fan modules with left to right airflow fan modules. The system supports left to right airflow direction.
### FAN characteristics:

<table>
<thead>
<tr>
<th>ITEM</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>RATED VOLTAGE</td>
<td>12 VDC</td>
</tr>
<tr>
<td>OPERATING VOLTAGE</td>
<td>10.2 ~ 13.2 VDC</td>
</tr>
<tr>
<td>STARTING VOLTAGE</td>
<td>10.2 VDC (POWER ON/OFF AT 25°C)</td>
</tr>
<tr>
<td>RATED CURRENT (AVG.)</td>
<td>1.150 / MAX. 1.323 A</td>
</tr>
<tr>
<td></td>
<td>2.300 / MAX. 2.645 A</td>
</tr>
<tr>
<td>RATED POWER (AVG.)</td>
<td>13.80 / MAX. 15.88 W</td>
</tr>
<tr>
<td></td>
<td>27.60 / MAX. 31.74 W</td>
</tr>
<tr>
<td>SAFETY POWER CONSUMPTION</td>
<td>15.18 W</td>
</tr>
<tr>
<td>RATED SPEED</td>
<td>23000 RPM ±10% IN FREE AIR AT RATED VOLTAGE</td>
</tr>
<tr>
<td>MAX AIRFLOW AT ZERO STATIC PRESSURE</td>
<td>31.6 / MIN. 28.5 CFM</td>
</tr>
<tr>
<td>MAX STATIC PRESSURE AT ZERO AIRFLOW</td>
<td>3.25 / MIN. 2.48 inch–H₂O</td>
</tr>
<tr>
<td>ACOUSTICAL NOISE (AVG.)</td>
<td>62.0 / MAX. 68.1 dB(A)</td>
</tr>
<tr>
<td>INSULATION TYPE</td>
<td>UL CLASS A</td>
</tr>
<tr>
<td>INSULATION RESISTANCE</td>
<td>10M OHM MIN. AT 500 VDC BETWEEN FRAME AND (+) TERMINAL</td>
</tr>
<tr>
<td>DIELECTRIC STRENGTH</td>
<td>5mA MAX. AT AC 500 VAC 50/60 Hz ONE MINUTE BETWEEN FRAME AND (+) TERMINAL</td>
</tr>
<tr>
<td>LIFE EXPECTANCY</td>
<td>70,000 HOURS AT 40 °C WITH 15~65% RH.</td>
</tr>
<tr>
<td>DIRECTION OF ROTATION</td>
<td>COUNTER-CLOCKWISE FROM BLADE SIDE</td>
</tr>
</tbody>
</table>
1. PERIOD : \[ T = \frac{1}{F_{\text{PWM}}} = t_1 + t_2 (\text{sec}) \].

2. DUTY CYCLE (D.C.) : \[ \frac{t_1}{t_1 + t_2} = 100 = \frac{t_1}{T} = 100(\%) \].

3. PWM DUTY CYCLE VS SPEED (AT TA = 25°C, VCC = 48 V, FPWM = 20KHz)

<table>
<thead>
<tr>
<th>PWM Duty Cycle (%)</th>
<th>FAN Speed (R.P.M.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>23000±10%</td>
</tr>
<tr>
<td>50</td>
<td>15700±10%</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Fan PWM Control Signal
Fan Frequency Generator Signal
**Power Supplies**
The AS591518X system supports fixed redundant DC-DC power supply modules. The power supply supports up to 180Watt of output.

- **Model Number:** CRXT-C8T120
- **Vendor:** Belfuse
- **Input Voltage:** 36V to 72 VDC
- **Output Voltage:** 12 VDC
- **Max Output Current:** 15A
- **Max Power:** 180W
- **Typical Efficiency:** 92%

**Pinout & DC inlet connector**
The power module pin definitions are as below.

![Input connector](image1)
![Output power connector](image2)
![Output signal connector](image3)
**MISC Push Button**
The AS5915-18X has two push buttons, one is accessible through the front panel for manual H/W reset function used and resets the entire system.

The other push button is for R&D debug purposes and located on the main PCB.
BCM88272 Serdes Mapping

The AS5915-18X allocates the BCM88272 network interface block as shown in the table below.

<table>
<thead>
<tr>
<th>PM#</th>
<th>Interface</th>
<th>SFP+/SFP/BCM54140/FPGA/CPU</th>
<th>Physical Port</th>
<th>Logical Port</th>
<th>MAC Device</th>
<th>Lane</th>
<th>MAC Interface</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>PM10-0</td>
<td>SerDes</td>
<td>SFP+</td>
<td>3</td>
<td>BCM88272</td>
<td>0</td>
<td>NIFE_TX[00]_P/N</td>
<td>NIFE_RX[00]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP+</td>
<td>4</td>
<td>BCM88272</td>
<td>1</td>
<td>NIFE_TX[01]_P/N</td>
<td>NIFE_RX[01]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP+</td>
<td>5</td>
<td>BCM88272</td>
<td>2</td>
<td>NIFE_TX[02]_P/N</td>
<td>NIFE_RX[02]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP+</td>
<td>6</td>
<td>BCM88272</td>
<td>3</td>
<td>NIFE_TX[03]_P/N</td>
<td>NIFE_RX[03]_P/N</td>
<td></td>
</tr>
<tr>
<td>PM10-1</td>
<td>SerDes</td>
<td>SFP+</td>
<td>1</td>
<td>BCM88272</td>
<td>4</td>
<td>NIFE_TX[04]_P/N</td>
<td>NIFE_RX[04]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP+</td>
<td>2</td>
<td>BCM88272</td>
<td>5</td>
<td>NIFE_TX[05]_P/N</td>
<td>NIFE_RX[05]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP+</td>
<td>7</td>
<td>BCM88270</td>
<td>6</td>
<td>NIFE_TX[06]_P/N</td>
<td>NIFE_RX[06]_P/N</td>
<td>For future use</td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP+</td>
<td>8</td>
<td>BCM88270</td>
<td>7</td>
<td>NIFE_TX[07]_P/N</td>
<td>NIFE_RX[07]_P/N</td>
<td>For future use</td>
</tr>
<tr>
<td>PM2.5-2</td>
<td>SerDes</td>
<td>BCM54140</td>
<td>16</td>
<td>BCM88272</td>
<td>8</td>
<td>NIFV_TX[08]_P/N</td>
<td>NIFV_RX[08]_P/N</td>
<td>PHY address #1</td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>BCM54140</td>
<td>15</td>
<td>BCM88272</td>
<td>9</td>
<td>NIFV_TX[09]_P/N</td>
<td>NIFV_RX[09]_P/N</td>
<td>PHY address #2</td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>BCM54140</td>
<td>18</td>
<td>BCM88272</td>
<td>10</td>
<td>NIFV_TX[10]_P/N</td>
<td>NIFV_RX[10]_P/N</td>
<td>PHY address #3</td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>BCM54140</td>
<td>17</td>
<td>BCM88272</td>
<td>11</td>
<td>NIFV_TX[11]_P/N</td>
<td>NIFV_RX[11]_P/N</td>
<td>PHY address #4</td>
</tr>
<tr>
<td>PM2.5-3</td>
<td>SerDes</td>
<td>SFP</td>
<td>14</td>
<td>BCM88272</td>
<td>12</td>
<td>NIFV_TX[12]_P/N</td>
<td>NIFV_RX[12]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP</td>
<td>13</td>
<td>BCM88272</td>
<td>13</td>
<td>NIFV_TX[13]_P/N</td>
<td>NIFV_RX[13]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP</td>
<td>12</td>
<td>BCM88272</td>
<td>14</td>
<td>NIFV_TX[14]_P/N</td>
<td>NIFV_RX[14]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP</td>
<td>11</td>
<td>BCM88272</td>
<td>15</td>
<td>NIFV_TX[15]_P/N</td>
<td>NIFV_RX[15]_P/N</td>
<td></td>
</tr>
<tr>
<td>PM2.5-4</td>
<td>SerDes</td>
<td>SFP</td>
<td>10</td>
<td>BCM88272</td>
<td>16</td>
<td>NIFV_TX[16]_P/N</td>
<td>NIFV_RX[16]_P/N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SerDes</td>
<td>SFP</td>
<td>9</td>
<td>BCM88272</td>
<td>17</td>
<td>NIFV_TX[17]_P/N</td>
<td>NIFV_RX[17]_P/N</td>
<td></td>
</tr>
</tbody>
</table>
### Broadcom 54140 PHY

The Broadcom BCM54140 is a fully integrated quad gigabit transceiver. This PHY is used to convert the SERDES from the Broadcom MAC ASIC to four 1G RJ45 on the front panel. The BCM54140 is designed to support SGMII and QSGMII industry standards. Designed for reliable operation over worst-case Category 5 cable plants, the BCM54140 automatically negotiates with any transceiver on the opposite end of the wire to agree on an operating speed. The PHY can also evaluate the condition of the twisted-pair wiring to ensure that the wiring can support operation at Gigabit speeds, and detect and correct most common wiring problems. The device continually monitors both the wiring and the opposing transceiver and alerts the system if it detects potential problems with reliable operation.
PHY Features

- Support for the following copper line interfaces:
  - 1000BASE-T, 100BASE-TX, and 10BASE-T
- Energy Efficient Ethernet (EEE) IEEE 802.3az
  - Support for native EEE MACs
  - Support for legacy non-EEE MACs using AutogrEEEn mode
- IEEE 1588v2-compliant
  - One-step clock or two-step clock
  - On-chip time stamping
- Synchronous Ethernet support
- Voltage and temperature monitors

System CPLDs and FPGA

This system has 1x CPLD and 1x FPGA.
1. The CPLD shows the network port LEDs, detects transceiver status, and handles fan speed adjustment of the system fans.
2. The FPGA handles initialization of various devices such as Zarlink PLL and BITS FRAMER and can also pull reset lines on I2C busses. The FPGA has PCIe access to the CPU
for configuration options. The FPGA is also responsible for controlling the timing system and various clocks go into and out of the FPGA.

The FPGA is on the motherboard with connections to CPU via I2C interface and I2C access address is 0x64. The following features are available with the FPGA:

- D2D Margin High/Low control (only for test)
- Thermal sensor read/write
- PSU Power On/Off control
- Reset and Interrupt
- Interface translation (I2C to SPI)
- UART selection
- 1588PTP

**CPLD**

The following features are available with the CPLD:

- FAN speed adjustment
- Fan detection
- SFP+ Port LED Link/Act indicates for Port 1 to Port 6
- SFP Port LED Link/Act indicates for Port 7 to Port 14
- RJ45 Port LED Link/Act indicates for Port 15 to Port 18
- SFP+ Port[0:5] & SFP Port[6:13] transceiver status detect
- I2C
- Reset
Specifications and Standards

- Reference Documents
  1) ATT-TP-76200

Safety

- UL (CAN/CSA 22.2 No 60950-1 & UL60950-1)
- CB (IEC/EN60950-1)
- CCC (GB4943.1-2011)
- BSMI (CNS14336-1)

Electromagnetic Compatibility

- CE Mark
  ◆ EN55032 Class A
  ◆ EN55024(Immunity) for Information Technology Equipment
  ◆ EN 61000-3-3
  ◆ EN 61000-3-2
- FCC Title 47, Part 15, Subpart B Class A
- VCCI Class A
- CNS 13438 (BSMI)
- CCC (GB9254-2008)

Environmental

- Low-Temperature Exposure and Thermal Shock (packaged) : NEBS GR63-CORE ISSUE 4, Section 4.1.1.1
- High Relative Humidity Exposure (Packaged) : NEBS GR63-CORE ISSUE 4, Section 4.1.1.2
- High-Temperature Exposure and Thermal Shock (Packaged) : NEBS GR63-CORE ISSUE 4, Section 4.1.1.3
- Operating Temperature and Relative Humidity : NEBS GR63-CORE ISSUE 4, Section 4.1.2
- Altitude : NEBS GR63-CORE ISSUE 4, Section 4.1.3
- Handling Drop Tests -Packaged Equipment : NEBS GR63-CORE ISSUE 4, Section 4.3.1.1
- Unpackaged Equipment -Drop Tests (All Equipment) : NEBS GR63-CORE ISSUE 4, Section 4.3.2
- Earthquake (10U Rack) : NEBS GR63-CORE ISSUE 4, Section 4.4.1 (Zone4)
- Office Vibration Test Procedure; 90 minutes/axis (Stand & 42U Rack) : NEBS GR63-CORE ISSUE 4, section 4.4.4
- Transportation Vibration-Packaged Equipment : NEBS GR63-CORE ISSUE 4, section 4.4.5
- Acoustic noise : NEBS GR63-CORE ISSUE 4, section 4.6
- Bump : IEC60068-2-29- packaged
- Shock : ETSI EN 300 019-2-3 -Operational Tests, Class T3.2 op
**ROHS (6/6) Requirement**

Restriction of Hazardous Substances (6/6):


---

**Software Support**

AS5915-18X supports a base software package composed of the following components:

**BIOS support**

AS5915-18X supports AMI AptioV BIOS version A01 or greater with the x86 CPU module.

**ONIE**

See [https://github.com/opencomputeproject/onie/tree/master/machine/accton](https://github.com/opencomputeproject/onie/tree/master/machine/accton) for the latest supported version.

**Open Network Linux**